Table of Contents	1
Contributors	4
1 CO and Architecture (192)	5
1 1 Addressing Modes (18)	5
1.2 Cache Memory (57)	8
1 3 Cisc Risc Architecture (2)	19
1 4 Clock Frequency (2)	20
1.5 Conflict Misses (1)	20
1.6 Control Unit (1)	20
1 7 Data Dependences (2)	20
1 8 Data Path (4)	21
1 9 Dma (5)	23
1 10 Dram (1)	24
1 11 Expanding Oncode (1)	24
1 12 Instruction Execution (6)	
1 13 Instruction Format (5)	
1 14 Interrupts (6)	26
1 15 lo Handling (6)	27
1.16 Machine Instructions (18)	
1.17 Memory Interfacing (2)	35
1.18 Microprogramming (13)	35
1.19 Pipelining (34)	39
1.20 Runtime Environments (2)	47
1.21 Speedup (2)	47
1.22 Stall Cycle Per Instrution (1)	47
1.23 Virtual Memory (3)	48
2 Computer Networks (201)	49
2.1 Application Layer Protocols (8)	40 /0
2.7 Application Layer 1 1000015 (0) 2.2 Rit Stuffing (1)	
2.2 Bit Stanling (1) 2.3 Bridges (2)	50
2.4 Communication (3)	51
2.5 Congestion Control (7)	52
2.6 Crc Polynomial (3)	53
2.7 Cryptography (2)	53
2.8 Csma Cd (5)	54
2.9 Distance Vector Routing (6)	54
2 10 Dns (1)	57
2 11 Encoding (1)	57
2 12 Error Detection (6)	57
2.13 Ethernet (4)	58
2.14 Firewall (1)	59
2.15 Fragmentation (1)	59
2.16 Hamming Code (1)	59
2.17 lcmp (1)	60
2.18 lp Packet (8)	60
2.19 lpv4 (7)	61
2.20 Lan Technologies (6)	62
2.21 Link State Routing (1)	63
2.22 Mac Protocol (4)	64
2.23 Manchester Encoding (2)	64
2.24 Network Addressing (1)	65
2.25 Network Communication (1)	65
2.26 Network Flow (6)	65
2.27 Network Layering (5)	66
2.28 Network Protocols (7)	67
2.29 Network Security (15)	68
2.30 Network Switching (4)	71

2.31 Routers Bridge Hubs Switches (1)	72
2.32 Routing (8)	72
2.33 Rsa Security Networks (1)	74
2.34 Serial Communication (10)	75
2.35 Sliding Window (15)	76
2.36 Sockets (4)	79
2.37 Stop And Wait (4)	79
2.38 Subnetting (17)	80
2.39 Tcp (13)	83
2.40 Token Bucket (2)	86
2.41 Token Ring (1)	86
2.42 Udp (4)	86
2.43 Wifi (1)	87
3 Databases (229)	88
3 1 B Tree (26)	88
3.2 Candidate Keys (5)	00
3 3 Conflict Serializable (1)	94
3 4 Data Independence (1)	95
3.5 Database Normalization (27)	95
3.6 Deadlock (1)	100
3 7 Fr Diagram (9)	100
3.8 Functional Dependencies (19)	102
3.9 Indexing (10)	106
3.10 Joins (7)	108
3 11 Multivalued Dependency 4nf (1)	110
3 12 Natural Join (3)	110
3 13 Referential Integrity (3)	110
3.14 Relational Algebra (26)	111
3.15 Relational Calculus (14)	118
3.16 Safe Query (1)	122
3.17 Sal (48)	122
3.18 Timestamp Ordering (1)	139
3.19 Transaction And Concurrency (1)	139
3.20 Transactions (25)	139
4 Digital Logic (267)	149
4.1 Adder (10)	149
4.2 Array Multiplier (2)	150
4.3 Binary Codes (2)	151
4.4 Boolean Algebra (31)	151
4.5 Booths Algorithm (6)	156
4.6 Canonical Normal Form (8)	157
4.7 Carry Generator (2)	159
4.8 Circuit Output (38)	159
4.9 Conjunctive Normal Form (1)	170
4.10 Decoder (1)	170
4.11 Digital Circuits (8)	170
4.12 Digital Counter (11)	172
4.13 Dual Function (1)	174
4.14 Fixed Point Representation (2)	174
4.15 Flip Flop (11)	175
4.16 Floating Point Representation (8)	177
4.17 Functional Completeness (4)	179
4.18 Functions (1)	179
4.19 Gray Code (1)	179
4.20 leee Representation (5)	180
4.21 K Map (19)	180
4.22 Memory Interfacing (3)	185
4.23 Min No Gates (4)	186
4.24 Min Product Of Sums (1)	186
4.20 IVIN SUM UT Products Form (12)	187

4.26 Multiplexer (11)	189
4.27 Number Representation (51)	191
4.28 Pla (1)	198
4.29 Prime Implicants (2)	199
4.30 Rom (4)	199
4.31 Shift Registers (1)	199
4.32 Static Hazard (1)	200
4.33 Synchronous Asynchronous Circuits (4)	200
5 Operating System (297)	202
5.1 Context Switch (3)	202
5.2 Deadlock Prevention Avoidance Detection (2)	202
5.3 Disk Scheduling (12)	203
5.4 Disks (32)	205
5.5 File System (4)	210
5.6 Fork (5)	211
5.7 Inter Process Communication (1)	212
5.8 Interrupts (8)	212
5.9 lo Handling (6)	214
5.10 Memory Management (7)	215
5.11 Os Protection (3)	217
5.12 Overlay (1)	217
5.13 Page Replacement (29)	217
5.14 Precedence Graph (3)	222
5.15 Process (4)	223
5.16 Process Schedule (37)	224
5.17 Process Synchronization (59)	232
5.18 Resource Allocation (26)	253
5.19 Runtime Environments (3)	260
5.20 Semaphore (7)	261
5.21 Threads (7)	263
5.22 Virtual Memory (38)	264

Contributors

User	🖒, Answers	User	?Added	User	Done
Arjun Suresh	9116, 259	Kathleen Bankson	467	Milicevic3306	253
Akash Kanase	1638, 48	Jotheeswari	224	kenzou	237
Rajarshi Sarkar	1351, 51	Ishrat Jahan	196	Naveen Kumar	174
Amar Vashishth	1055, 28	Arjun Suresh	92	Arjun Suresh	124
Digvijay	1002, 36	makhdoom ghaya	90	Ajay kumar soni	66
Vikrant Singh	779, 18	gatecse	41	Krithiga2101	40
Sachin Mittal	747, 14	Rucha Shelke	31	Pavan Singh	40
Sandeep Uniyal	698, 16	Sandeep Singh	27	Lakshman Patel	27
Praveen Saini	648, 26	Akash Kanase	24	Pooja Khatri	22
Sankaranarayanan P.N	636, 19	Madhav kumar	10	dj 1	15
Pooja Palod	615, 20	khush tak	7	Shikha Mallick	14
Manu Thakur	573, 21			Sukanya Das	12
Gate Keeda	565, 22			Subarna Das	12
Pc	553, 10			Manoja Rajalakshmi	11
Aravind	448, 14			Aravindakshan	
gatecse	436, 10			Pooja Palod	10
Himanshu Agarwal	407, 8			Rishi yadav	10
neha pawar	401, 12			srestha	9
minal	400, 13			Rajarshi Sarkar	8
Abhilash Panicker	395, 9			Manu Thakur	8
Prashant Singh	384, 18			Akash Dinkar	6
Sourav Roy	362, 13			Jotheeswari	6
Debashish Deka	343, 4			Prashant Singh	5
jayendra	343, 12			Digvijay	5
Kalpish Singhal	310, 6			Satbir Singh	5
Vicky Bajoria	285, 9			gatecse	4
Anurag Semwal	259, 8			Puja Mishra	3
srestha	256, 14			Praveen Saini	3
Anoop Sonkar	253, 8			Akash Kanase	3
Mithlesh Upadhyay	236, 5			Shaik Masthan	3
Danish	204, 6			Ayush Upadhyaya	3
Shashank Chavan	196, 6				
ryan sequeira	192, 4				
Laxmi	191, 2				
Ankit Rokde	187, 8				

1	С	O and Architec	ture (192)		
Machine instructions and Addressi hierarchy: cache, main memory and	ng modes. Al d secondary s	LU, data-path and torage; I/O interfa	contro ace (Int	l unit. Instruction pipelin terrupt and DMA mode)	ning. Memory	
1.1		Addressin	ıg Mod	les (18)		
1.1.1 Addressing Modes: GAT	'E1987-1-V				https://gateoverflow.ii	n/80194
The most relevant addressing me	ode to write p	osition-independ	ent cod	es is:		
A. Direct mode B. Indi gate1987 co-and-architecture addressing-mo	irect mode	C. Relative n	node	D. Indexed mode		
1.1.2 Addressing Modes: GAT	'E1988-9iii				https://gateoverflow.in	1/94388 27
In the program scheme given b independent behaviour. Justify y	below indicate your answer.	e the instructions	contai	ning any operand needin	ng relocation for po	osition
		Y = 1	0			
		MOV	X	$(R_0),R_1$		
		MOV		X, R_0		
		MOV	$\frac{2}{V}$	$(R_0), R_1$		
				(
		Y. WOR	D	0 0 0		
		X: WOR	D	0, 0, 0		
gate1988 normal descriptive co-and-archit	tecture addressing	X: WOR.	D	0,0,0		
gate1988 normal descriptive co-and-archit	tecture addressing E1989-2-ii	X: WOR	D	<u>0, 0, 0</u>	https://gateoverflow.in	n/87078 B 3 B
gate1988 normal descriptive co-and-archit 1.1.3 Addressing Modes: GAT Match the pairs in the following	tecture addressing E1989-2-ii questions:	X: WOR	D	0, 0, 0	https://gateoverflow.in	1/87078
gate1988 normal descriptive co-and-archit 1.1.3 Addressing Modes: GAT Match the pairs in the following	tecture addressing E1989-2-ii questions: (A) Bas	X: WOR	D (p)	0, 0, 0 Reentranecy	https://gateoverflow.in	
gate1988 normal descriptive co-and-archit 1.1.3 Addressing Modes: GAT Match the pairs in the following	tecture addressing E1989-2-ii questions: (A) Bas (B) Index	X: WOR	D (p) (q)	0, 0, 0 Reentranecy Accumulator	https://gateoverflow.in 	1/87078
gate1988 normal descriptive co-and-archit 1.1.3 Addressing Modes: GAT Match the pairs in the following	tecture addressing E1989-2-ii g questions: (A) Bas (B) Indes (C) Stac	X: WOR	D (p) (q) (r)	0, 0, 0 Reentranecy Accumulator Array	https://gateoverflow.in	и87078 П 10 П 1 В-R, C-P, D-Q
gate1988 normal descriptive co-and-archit 1.1.3 Addressing Modes: GAT Match the pairs in the following	tecture addressing E1989-2-ii ; questions: (A) Bass (B) Index (C) Stac (D) Impli	X: WOR	D (p) (q) (r) (s)	0, 0, 0 Reentranecy Accumulator Array Position independent	https://gateoverflow.in A-S, E	√87078 ■ , ■ ■ , ■ B-R, C-P, D-Q
gate1988 normal descriptive co-and-archit 1.1.3 Addressing Modes: GAT Match the pairs in the following	tecture addressing E1989-2-ii ; questions: (A) Bass (B) Indes (C) Stac (D) Impli	X: WOR	(p) (q) (r) (s)	0, 0, 0 Reentranecy Accumulator Array Position independen	https://gateoverflow.in A-S, E	^{1/87078}
gate 1988 normal descriptive co-and-archite 1.1.3 Addressing Modes: GAT Match the pairs in the following - - - - - - - - - - - - -	tecture addressing E1989-2-ii ; questions: (A) Bas (B) Index (C) Stac (D) Impli ecture addressing-r	X : WOR modes	(p) (q) (r) (s)	0, 0, 0 Reentranecy Accumulator Array Position independen	https://gateoverflow.in A-S, E	1/87078
gate 1988 normal descriptive co-and-archit 1.1.3 Addressing Modes: GAT Match the pairs in the following gate 1989 match-the-following co-and-archite 1.1.4 Addressing Modes: GAT	tecture addressing E1989-2-ii ; questions: (A) Bas (B) Index (C) Stac (D) Impli ecture addressing-f	X: WOR	(p) (q) (r) (s)	0, 0, 0	https://gateoverfilow.in A-S, E t	₩87078
gate 1988 normal descriptive co-and-archite 1.1.3 Addressing Modes: GAT Match the pairs in the following gate 1989 match-the-following co-and-archite 1.1.4 Addressing Modes: GAT The instruction format of a CPU	tecture addressing E1989-2-ii ; questions: (A) Bas (B) Index (C) Stac (D) Impli acture addressing-r E1993-10	X : WOR	D (p) (q) (r) (s)	0, 0, 0	https://gateoverflow.in A-S, E	и/87078
gate 1988 normal descriptive co-and-archite 1.1.3 Addressing Modes: GAT Match the pairs in the following gate 1989 match-the-following co-and-archite 1.1.4 Addressing Modes: GAT The instruction format of a CPU	tecture addressing E1989-2-ii ; questions: (A) Bas (B) Index (C) Stac (D) Impli acture addressing-r E1993-10 J is:	X : WOR	D (p) (q) (r) (s)	0, 0, 0 Reentranecy Accumulator Array Position independen E RegR	https://gateoverflow.in A-S, E t	in/2307
gate 1988 normal descriptive co-and-archite 1.1.3 Addressing Modes: GAT Match the pairs in the following gate 1989 match-the-following co-and-archite 1.1.4 Addressing Modes: GAT The instruction format of a CPU	tecture addressing E1989-2-ii ; questions: (A) Bass (B) Index (C) Stac (D) Impli ecture addressing-1 E1993-10 J is:	X : WOR	(p) (q) (r) (s) MOD	0, 0, 0 Reentranecy Accumulator Array Position independent E RegR	https://gateoverflow.in A-S, E	1/87078
gate 1988 normal descriptive co-and-archite 1.1.3 Addressing Modes: GAT Match the pairs in the following gate 1989 match-the-following co-and-archite 1.1.4 Addressing Modes: GAT The instruction format of a CPU	tecture addressing E1989-2-ii ; questions: (A) Bass (B) Index (C) Stac (D) Impli acture addressing- E1993-10 J is:	X : WOR	D (p) (q) (r) (s) MOD	0, 0, 0 Reentranecy Accumulator Array Position independent E RegR Tord	https://gateoverflow.in A-S, E	1/87078
gate 1988 normal descriptive co-and-archite 1.1.3 Addressing Modes: GAT Match the pairs in the following gate 1989 match-the-following co-and-archite 1.1.4 Addressing Modes: GAT The instruction format of a CPU	tecture addressing E1989-2-ii ; questions: (A) Bas (B) Index (C) Stac (D) Impli ecture addressing-r E1993-10 J is:	X : WOR	D (p) (q) (r) (s) MOD mory w	0, 0, 0 Reentranecy Accumulator Array Position independent E RegR vord	https://gateoverflow.in A-S, E	1/87078
gate1988 normal descriptive co-and-archit 1.1.3 Addressing Modes: GAT Match the pairs in the following gate1989 match-the-following co-and-archite 1.1.4 Addressing Modes: GAT The instruction format of a CPU Mode and RegR together speed particular, Mode = 2 specifies	tecture addressing E1989-2-ii ; questions: (A) Bas (B) Index (C) Stac (D) Impli acture addressing-r E1993-10 J is:	X : WOR	D (p) (q) (r) (s) MOD nory w ies a C ains th	0, 0, 0 Reentranecy Accumulator Array Position independent E RegR vord PU register and Mode e address of the operand	https://gateoverflow.in A-S, E	in/2307
gate 1988 normal descriptive co-and-archite 1.1.3 Addressing Modes: GAT Match the pairs in the following gate 1989 match-the-following co-and-archite 1.1.4 Addressing Modes: GAT The instruction format of a CPU Mode and RegR together spect particular, Mode = 2 specifies contents of RegR are increment An instruction at memory location	tecture addressing E1989-2-ii questions: (A) Bas (B) Index (C) Stac (D) Impli acture addressing- E1993-10 J is: cify the operation of the registed by 1'. on 2000 more	X : WOR	(p) (q) (r) (s) MOD: nory w ies a C ains the	0, 0, 0 Reentranecy Accumulator Array Position independen E RegR vord PU register and Mode e address of the operand BegR refers to propose	https://gateoverflow.in A-S, E https://gateoverflow.	in/2307
gate 1988 normal descriptive co-and-archite 1.1.3 Addressing Modes: GAT Match the pairs in the following gate 1989 match-the-following co-and-archite 1.1.4 Addressing Modes: GAT The instruction format of a CPU Mode and RegR together spect particular, Mode = 2 specifies contents of RegR are increment An instruction at memory location	tecture addressing E1989-2-ii questions: (A) Bass (B) Index (C) Stac (D) Impli ecture addressing-1 E1993-10 J is: cify the operation of the registed by 1'. on 2000 spece	X : WOR. -modes se addressing ced addressing ced addressing ied addressing	D (p) (q) (r) (s) MOD nory w ies a C ains the and the	0, 0, 0 Reentranecy Accumulator Array Position independent E RegR 70rd PU register and Mode e address of the operand RegR refers to program	https://gateoverflow.in A-S, E https://gateoverflow.	in/2307

gate1993 co-and-architecture addressing-modes normal	
1.1.5 Addressing Modes: GATE1996-1.16, ISRO2016-42 https://gateoverflow.in/2720	
Relative mode of addressing is most relevant to writing:	
A. Co – routines B. Position – independent code	
C. Shareable code D. Interrupt Handlers	
gate1996 co-and-architecture addressing-modes easy isro2016	
1.1.6 Addressing Modes: GATE1998-1.19 https://gateoverflow.in/1656	
Which of the following addressing modes permits relocation without any change whatsoever in the code?	ř
A. Indirect addressing B. Indexed addressing	
C. Base register addressing D. PC relative addressing	
gate1998 co-and-architecture addressing-modes easy	
1.1.7 Addressing Modes: GATE1999-2.23 https://gateoverflow.in/1500	
A certain processor supports only the immediate and the direct addressing modes. Which of the following	ž,
A,B, C requires base and index addresses	
A. Pointers B. Arrays C. Records D. Recursive procedures with local	
gate1999 co-and-architecture addressing-modes normal	
1.1.8 Addressing Modes: GATE2000-1.10 https://gateoverflow.in/633	
The most appropriate matching for the following pairs	3
X: Indirect addressing 1: Loops Y: Immediate addressing 2: Pointers Z: Auto decrement addressing 3: Constants	
A. $X - 3, Y - 2, Z - 1$ B. $X - 1, Y - 3, Z - 2$ C. $X - 2, Y - 3, Z - 1$ D. $X - 3, Y - 1, Z - 2$	
gate2000 co-and-architecture normal addressing-modes	_
1.1.9 Addressing Modes: GATE2001-2.9 https://gateoverflow.in/727	回日 数
Which is the most appropriate match for the items in the first column with the items in the second column:	5
X. Indirect Addressing I. Array implementation	
X.Indirect AddressingI.Array implementationY.Indexed AddressingII.Writing relocatable code	
X.Indirect AddressingI.Array implementationY.Indexed AddressingII.Writing relocatable codeZ.Base Register AddressingIII.Passing array as parameter	
X. Indirect Addressing I. Array implementation Y. Indexed Addressing II. Writing relocatable code Z. Base Register Addressing III. Passing array as parameter A. (X, III), (Y, I), (Z, II) B. (X, II), (Y, III), (Z, I) D. (X, I), (Y, III), (Z, II)	
X. Indirect Addressing I. Array implementation Y. Indexed Addressing II. Writing relocatable code Z. Base Register Addressing III. Passing array as parameter A. (X, III), (Y, I), (Z, II) B. (X, II), (Y, III), (Z, I) D. (X, I), (Y, III), (Z, II) gate2001 co-and-architecture addressing-modes normal	
X. Indirect Addressing I. Array implementation Y. Indexed Addressing II. Writing relocatable code Z. Base Register Addressing III. Passing array as parameter A. (X, III), (Y, I), (Z, I) B. (X, II), (Y, III), (Z, I) C. (X, III), (Y, I), (Z, I) D. (X, I), (Y, III), (Z, I) gate2001 co-and-architecture addressing-modes 1.1.10 Addressing Modes: GATE2002-1.24 https://gateoverflow.in/829	
X. Indirect Addressing I. Array implementation Y. Indexed Addressing II. Writing relocatable code Z. Base Register Addressing III. Passing array as parameter A. (X, III), (Y, I), (Z, I) B. (X, II), (Y, III), (Z, I) D. (X, I), (Y, III), (Z, I) gate2001 co-and-architecture addressing-modes normal https://gateoverflow.in/829 In the absolute addressing mode: Image: Content of the content of	
X. Indirect Addressing I. Array implementation Y. Indexed Addressing II. Writing relocatable code Z. Base Register Addressing III. Passing array as parameter A. (X, III), (Y, I), (Z, I) B. (X, II), (Y, III), (Z, I) D. (X, II), (Y, III), (Z, I) C. (X, III), (Y, I), (Z, I) D. (X, I), (Y, III), (Z, I) D. (X, I), (Y, III), (Z, II) gate2001 co-and-architecture addressing-modes normal https://gateoverflow.in/829 In the absolute addressing mode: A. the operand is inside the instruction B. the address of the operand in inside the instruction B. the address of the operand in inside the instruction	



1.1.11 Addressing Modes: GATE2004-20

Which of the following addressing modes are suitable for program relocation at run time?

- I. Absolute addressing
- II. Based addressing
- III. Relative addressing
- IV. Indirect addressing
- A. I and IV
- C. II and III

gate2004 co-and-architecture addressing-modes easy

1.1.12 Addressing Modes: GATE2005-65

Consider a three word machine instruction

$ADDA[R_0], @B$

The first operand (destination) " $A[R_0]$ " uses indexed addressing mode with R_0 as the index register. The second operand (source) "@B" uses indirect addressing mode. A and B are memory addresses residing at the second and third words, respectively. The first word of the instruction specifies the opcode, the index register designation and the source and destination addressing modes. During execution of ADD instruction, the two operands are added and stored in the destination (first operand).

B. Land II

D. I, II and IV

The number of memory cycles needed during the execution cycle of the instruction is:

A. 3 B. 4 C. 5 D. 6 gate2005 co-and-architecture addressing-modes normal

1.1.13 Addressing Modes: GATE2005-66

Match each of the high level language statements given on the left hand side with the most natural addressing mode from those listed on the right hand side.

(1)	A[I] = B[J]	(a)	Indirect addressing
(2)	while $(^*A++);$	(b)	Indexed addressing
(3)	$\mathrm{int} \ \mathrm{temp} =^* x$	(c)	Auto increment
		B. $(1, c)$ D. $(1, a)$	(2, c), (3, b), (2, b), (2, b), (3, c)

A. (1, c), (2, b), (3, a)C. (1, b), (2, c), (3, a)gate2005 co-and-architecture addressing-modes easy

1.1.14 Addressing Modes: GATE2006-IT-39, ISRO2009-42

Which of the following statements about relative addressing mode is FALSE?

- A. It enables reduced instruction size
- B. It allows indexing of array element with same instruction
- C. It enables easy relocation of data
- D. It enables faster address calculation than absolute addressing

gate2006-it co-and-architecture addressing-modes normal isro2009

1.1.15 Addressing Modes: GATE2006-IT-40

The memory locations 1000, 1001 and 1020 have data values 18, 1 and 16 respectively before the following program is executed.

MOVI	$R_s, 1$; Move immediate
LOAD	$R_d, 1000(R_s)$; Load from memory
ADDI	$R_d, 1000$	$; { m Add\ immediate}$
STOREI	$0(R_d),20$	$; {\it Store\ immediate}$



https://gateoverflow.in/1017





Which of the statements below is TRUE after the program is executed ?

A. Memory location 1000 has value 20 C. Memory location 1021 has value 20 gate2006-it co-and-architecture addressing-modes normal

1.1.16 Addressing Modes: GATE2008-33, ISRO2009-80

Which of the following is/are true of the auto-increment addressing mode?

- I. It is useful in creating self-relocating code
- II. If it is included in an Instruction Set Architecture, then an additional ALU is required for effective address calculation
- III. The amount of increment depends on the size of the data item accessed

A. I only B. II only C. III only D. II and III only

gate2008 addressing-modes co-and-architecture normal isro2009

1.1.17 Addressing Modes: GATE2011-21

Consider a hypothetical processor with an instruction of type LW R1, 20(R2), which during execution reads a 32 - bit word from memory and stores it in a 32 - bit register R1. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for the operand in memory?

A. Immediate addressing

B. Register addressing D. Base Indexed Addressing

C. Register Indirect Scaled Addressing gate2011 co-and-architecture addressing-modes easy

1.1.18 Addressing Modes: GATE2017-1-11

Consider the C struct defined below:

```
struct data {
    int marks [100];
    char grade;
    int cnumber;
};
struct data student;
```

The base address of student is available in register R1. The field student grade can be accessed efficiently using:

- A. Post-increment addressing mode, (R1)+
- B. Pre-decrement addressing mode, -(R1)
- C. Register direct addressing mode, R1
- D. Index addressing mode, X(R1), where X is an offset represented in 2's complement 16 bit representation

Cache Memory (57)

gate2017-1 co-and-architecture addressing-modes

1.2

1.2.1 Cache Memory: GATE1987-4b

What is cache memory? What is rationale of using cache memory?

gate1987 co-and-architecture cache-memory

1.2.2 Cache Memory: GATE1990-7a

A block-set associative cache memory consists of 128 blocks divided into four block sets. The main memory consists of 16, 384 blocks and each block contains 256 eight bit words.



- D. Memory location 1001 has value 20











- 1. How many bits are required for addressing the main memory?
- 2. How many bits are needed to represent the TAG, SET and WORD fields?

gate1990 descriptive co-and-architecture cache-memory

1.2.3 Cache Memory: GATE1992-5-a

The access times of the main memory and the Cache memory, in a computer system, are 500 nsec and 50 nsec, respectively. It is estimated that 80% of the main memory request are for read the rest for write. The hit ratio for the read access only is 0.9 and a write-through policy (where both main and cache memories are updated simultaneously) is used. Determine the average time of the main memory (in ns)

gate1992 co-and-architecture cache-memory normal numerical-answers

1.2.4 Cache Memory: GATE1993-11

In the three-level memory hierarchy shown in the following table, p_i denotes the probability that an access request will refer to M_i .

Hierarchy Level	Access Time	Probability of Access	Page Transfer Time
(M_i)	(t_i)	(p_i)	(T_i)
M_1	10^{-6}	0.99000	$0.001~{ m sec}$
M_2	10^{-5}	0.00998	$0.1~{ m sec}$
M_3	10^{-4}	0.00002	

If a miss occurs at level M_i , a page transfer occurs from M_{i+1} to M_i and the average time required for such a page swap is T_i . Calculate the average time t_A required for a processor to read one word from this memory system.

gate1993 co-and-architecture cache-memory normal

1.2.5 Cache Memory: GATE1995-1.6

The principle of locality justifies the use of:

B. DMA A. Interrupts

gate1995 co-and-architecture cache-memory easy

1.2.6 Cache Memory: GATE1995-2.25

A computer system has a 4 K word cache organized in block-set-associative manner with 4 blocks per set, 64 words per block. The number of bits in the SET and WORD fields of the main memory address format is:

D. Cache Memory

C. 7,2 B. 6,4 D. 4,6 A. 15,40

gate1995 co-and-architecture cache-memory normal

1.2.7 Cache Memory: GATE1996-26

A computer system has a three-level memory hierarchy, with access time and hit ratios as shown below:

C. Polling

 $\label{eq:level_loss} \mbox{Level 1} (\mbox{Cache memory}) \mbox{Access time} = 50 nsec/byte \quad \mbox{Level 2} (\mbox{Main memory}) \mbox{Access time} = 200 nsec/byte$

Size	Hit ratio	Size	Hit ratio	Level 3Access time	${ m e}=5\mu{ m sec}/{ m byte}$
8M bytes	0.80	4M bytes	0.98	Size	Hit ratio
16M bytes	0.90	16M bytes	0.99	$260M{ m bytes}$	1.0
64M bytes	0.95	64M bytes	0.995		

A. What should be the minimum sizes of level 1 and 2 memories to achieve an average access time of less than 100nsec?

B. What is the average access time achieved using the chosen sizes of level 1 and level 2 memories?

gate1996 co-and-architecture cache-memory normal

In 1950

回給回

https://gateoverflow.in/5

https://gateoverflow.in/2308

https://gateoverflow.in/259





1 CO and Architecture (192)

1.2.8 Cache Memory: GATE1998-18

For a set-associative Cache organization, the parameters are as follows:

t_c	Cache Access Time				
t_m	Main memory access time				
l	Number of sets				
b	Block size				
k imes b	Set size				

Calculate the hit ratio for a loop executed 100 times where the size of the loop is $n \times b$, and $n = k \times m$ is a non-zero integer and $1 < m \le l$.

Give the value of the hit ratio for l = 1.

gate1998 co-and-architecture cache-memory descriptive

1.2.9 Cache Memory: GATE1999-1.22

The main memory of a computer has 2 cm blocks while the cache has 2c blocks. If the cache uses the set associative mapping scheme with 2 blocks per set, then block k of the main memory maps to the set:

A. $(k \mod m)$ of the cache C. $(k \mod 2c)$ of the cache

- B. $(k \mod c)$ of the cache
- D. $(k \mod 2cm)$ of the cache
- 1.2.10 Cache Memory: GATE2001-1.7, ISRO2008-18

More than one word are put in one cache block to:

A. exploit the temporal locality of reference in a program

gate1999 co-and-architecture cache-memory normal

C. reduce the miss penalty

- B. exploit the spatial locality of reference in a program
- D. none of the above

gate2001 co-and-architecture easy cache-memory isro2008

1.2.11 Cache Memory: GATE2001-9

A CPU has 32 - bit memory address and a 256 KB cache memory. The cache is organized as a 4 - way set **associative cache with cache block size of 16 bytes**.

- A. What is the number of sets in the cache?
- B. What is the size (in bits) of the tag field per cache block?
- C. What is the number and size of comparators required for tag matching?
- D. How many address bits are required to find the byte offset within a cache block?
- E. What is the total amount of extra memory (in bytes) required for the tag bits?

extra memory= tag-memory

https://gateoverflow.in/863

gate2001 co-and-architecture cache-memory normal descriptive

1.2.12 Cache Memory: GATE2002-10

In a C program, an array is declared as float A[2048]. Each array element is 4 Bytes in size, and the starting address of the array is 0x00000000. This program is run on a computer that has a direct mapped data cache of size 8 Kbytes, with block (line) size of 16 Bytes.

- A. Which elements of the array conflict with element A[0] in the data cache? Justify your answer briefly.
- B. If the program accesses the elements of this array one by one in reverse order i.e., starting with the last element and ending with the first element, how many data cache misses would occur? Justify your answer briefly. Assume that the data cache is initially empty and that no other data or instruction accesses are to be considered.

gate2002	co-and-architecture	cache-memory	normal	descriptive
----------	---------------------	--------------	--------	-------------







ЯΠ





11

Consider two cache organizations. First one is $32 \ KB \ 2 - way$ set associative with $32 \ byte$ block size, the second is of same size but direct mapped. The size of an address is $32 \ bits$ in both cases. A 2 - to - 1 multiplexer has latency of $0.6 \ ns$ while a k - bit comparator has latency of $\frac{k}{10} ns$. The hit latency of the set associative organization is h_1 while that of direct mapped is h_2 .

B. 2.3 ns D. 1.7 ns

The value of h_1 is:

A. 2.4	ns		
C. 1.8	ns		
gate2006	co-and-architecture	cache-memory	normal

overflow.in/1854

回線回



A. 2.4 ns B. 2.3 ns C. 1.8 ns D. 1.7 ns gate2006 co-and-architecture cache-memory normal

1.2.20 Cache Memory: GATE2006-80

A CPU has a 32KB direct mapped cache with 128 byte-block size. Suppose A is two dimensional array of size 512×512 with elements that occupy 8-bytes each. Consider the following two C code segments, P1 and P2. P1:

```
for (i=0; i<512; i++)
{
    for (j=0; j<512; j++)
    {
        x +=A[i] [j];
    }
}</pre>
```

P2:

j,

```
for (i=0; i<512; i++)
{
    for (j=0; j<512; j++)
    {
        x +=A[j] [i];
    }
}</pre>
```

P1 and P2 are executed independently with the same initial state, namely, the array A is not in the cache and i,

x are in registers. Let the number of cache misses experienced by P1 be M_1 and that for P2 be M_2 . The value of M_1 is:

A. 0 B. 2048 C. 16384 D. 262144

gate2006 co-and-architecture cache-memory normal

1.2.21 Cache Memory: GATE2006-81

A CPU has a 32 KB direct mapped cache with 128 byte-block size. Suppose A is two dimensional array of size 512×512 with elements that occupy 8 - bytes each. Consider the following two C code segments, P1 and P2. P1:

```
for (i=0; i<512; i++)
{
    for (j=0; j<512; j++)
    {
        x +=A[i] [j];
     }
}</pre>
```

P2:

```
for (i=0; i<512; i++)
{
    for (j=0; j<512; j++)
    {
        x +=A[j] [i];
    }
}</pre>
```

P1 and P2 are executed independently with the same initial state, namely, the array A is not in the cache and i, j, x are in registers. Let the number of cache misses experienced by P1 be M1 and that for P2 be M2.

1 CO and Architecture (192)

The value of the ratio $\frac{1}{2}$	$\frac{M_1}{M_2}$:				
A. 0	B. $\frac{1}{16}$	C. $\frac{1}{8}$	D. 16		
co-and-architecture cache-memory	v normal gate2006				
1.2.22 Cache Memory	: GATE2006-IT-42			https://gateoverflow.in/3585	
A cache line is 64 bytes the entire cache line fro	s. The main memory has m the main memory is:	latency $32 ns$ and bandwidth	width $1\ GBytes/s$. The	e time required to fetch	
A. 32 ns	B. 64 ns	C. 96 ns	D. 128 ns		
gate2006-it co-and-architecture	cache-memory normal				
1.2.23 Cache Memory	: GATE2006-IT-43			https://gateoverflow.in/3586	■縦■

A computer system has a level-1 instruction cache (1-cache), a level-1 data cache (D-cache) and a level-2 cache (L2- cache) with the following specifications:

	Capacity	Mapping Method	Block Size
I-Cache	4K words	Direct mapping	$4\mathrm{words}$
D-Cache	4K words	2 -way set associative mapping	$4 \mathrm{words}$
L2-Cache	$64K{ m words}$	4-way set associative mapping	16 words

The length of the physical address of a word in the main memory is 30 bits. The capacity of the tag memory in the *I*-cache, *D*-cache and *L*2-cache is, respectively,

A. $1 \text{ K} \times 18$ -bit, $1 \text{ K} \times 19$ -bit, $4 \text{ K} \times 16$ -bit C. $1 \text{ K} \times 16$ -bit, 512×18 -bit, $1 \text{ K} \times 16$ -bit gate2006-it co-and-architecture cache-memory normal B. 1 K x 16-bit, 1 K x 19-bit, 4 K x 18-bit
D. 1 K x 18-bit, 512 x 18-bit, 1 K x 18-bit

 https://gateoverfiow.in/1208

 L2.24 Cache Memory: GATE2007-10

 Consider a 4-way set associative cache consisting of 128 lines with a line size of 64 words. The CPU generates a 20 - bit address of a word in main memory. The number of bits in the TAG, LINE and WORD fields are respectively:

 A. 9,6,5
 B. 7,7,6
 C. 7,5,8
 D. 9,5,6

gate2007 co-and-architecture cache-memory normal

1.2.25 Cache Memory: GATE2007-80

Consider a machine with a byte addressable main memory of 2^{16} bytes. Assume that a direct mapped data cache consisting of 32 lines of 64 bytes each is used in the system. A 50 x 50 two-dimensional array of bytes is stored in the main memory starting from memory location 1100*H*. Assume that the data cache is initially empty. The complete array is accessed twice. Assume that the contents of the data cache do not change in between the two accesses.

How many data misses will occur in total?

A. 48		B. 50		C. 56	D. 59
gate2007	co-and-architecture	cache-memory	normal		

1.2.26 Cache Memory: GATE2007-81

Consider a machine with a byte addressable main memory of 2^{16} bytes. Assume that a direct mapped data cache consisting of 32 lines of 64 bytes each is used in the system. A 50 x 50 two-dimensional array of bytes is stored in the main memory starting from memory location 1100*H*. Assume that the data cache is initially empty. The complete array is accessed twice. Assume that the contents of the data cache do not change in between the two accesses.

Which of the following lines of the data cache will be replaced by new blocks in accessing the array for the second time?

A. line 4 to line 11 C. line 0 to line 7 gate2007 co-and-architecture cache-memory normal B. line 4 to line 12D. line 0 to line 8





```
double ARR[1024][1024];
int i, j;
/*Initialize array ARR to 0.0 */
for(i = 0; i < 1024; i++)
    for(j = 0; j < 1024; j++)
        ARR[i][j] = 0.0;
```

The size of double is 8 bytes. Array ARR is located in memory starting at the beginning of virtual page 0xFF000 and stored in row major order. The cache is initially empty and no pre-fetching is done. The only data memory references made by the program are those to array ARR.

Which of the following array elements have the same cache index as ARR[0][0]?

A. ARR[0][4] B. ARR[4][0] C. ARR[0][5] D. ARR[5][0]

/*Initialize array . for(i = 0; i < 1024 for(j = 0; j < ARR[i][j] =	ARR to 0.0 */ ; i++) 1024; j++) 0.0;			
The size of double is 8 in row major order. T program are those to a The cache hit ratio for	bytes. Array ARR is loc the cache is initially empty rray ARR . this initialization loop is:	ated in memory starting y and no pre-fetching is	at the beginning of virtu done. The only data me	al page $0xFF000$ and store emory references made by th
A. 0%	B. 25%	C. 50%	D. 75%	
gate2008 co-and-architecture	cache-memory normal			
.2.32 Cache Memory	y: GATE2008-IT-80			https://gateoverflow.in/3403
Consider a computer v main memory, a word The number of bits in	vith a 4-ways set-associat size of 1 byte, a block size the TAG, SET and WORI	ive mapped cache of the e of 128 words and a ca d fields, respectively are	e following characteristic che size of 8 <i>KB</i> .	es: a total of $1 MB$ of \blacksquare
A. 7, 6, 7	B. 8,5,7	C. 8,6,6	D. 9,4,7	
gate2008-it co-and-architecture	cache-memory normal			
.2.33 Cache Memory	y: GATE2008-IT-81			https://gateoverflow.in/3405
Consider a computer v main memory, a word While accessing the m	with a 4-ways set-associat size of 1 $byte$, a block siz emory location $0C795H$	tive mapped cache of the of 128 words and a carbon by the CPU , the content	e following characteristi the size of 8 KB . ts of the TAG field of the	cs: a total of 1 MB of
A 000011000	B 110001111	C 00011000	D 110010101	
gate2008-it co-and-architecture	cache-memory normal		5. 110010101	
.2.34 Cache Memory	y: GATE2009-29			https://gateoverflow.in/1315
Consider a 4-way set a blocks and the request $0, 255, 1, 4, 3, 8, 133$, Which one of the follo	associative cache (initially for memory blocks are in 159, 216, 129, 63, 8, 48, wing memory block will 1	empty) with total 16 ca the following order: 32, 73, 92, 155. NOT be in cache if LRU	tche blocks. The main m replacement policy is us	emory consists of 256
A. 3	B. 8	C. 129	D. 216	
gate2009 co-and-architecture	cache-memory normal			
.2.35 Cache Memory	y: GATE2010-48			https://gateoverflow.in/2352
A computer system ha in $L1$ cache is 4 wor 20 nanoseconds and	s an $L1$ cache, an $L2$ cac ds. The block size in $L2$ 200 nanoseconds for L	he, and a main memory cache is 16 words. Th 1 cache, L2 cache and t	unit connected as shown e memory access times he main memory unit res	below. The block size are 2nanoseconds, spectively.
	T 1	Data D Bus L2 B	ata us Main	

When there is a miss in L1 cache and a hit in L2 cache, a block is transferred from L2 cache to L1 cache. What is the time



1.2.31 Cache Memory: GATE2008-73

Consider a machine with a 2-way set associative data cache of size 64 Kbytes and block size 16 bytes. The cache is

managed using 32 bit virtual addresses and the page size is 4 Kbytes. A program to be run on this machine begins as follows: double ARR[1024][1024]; int i, j; /*Ini

1.2.33

1.2.34





https://gateoverflow.in/43329

https://gateoverflow.in/219

https://gateov

erflow.in/43311

https://gateoverflow.in/1442

同党

taken for this transfer?

A. 2 nanoseconds

C. 22 nanoseconds

gate2010 co-and-architecture cache-memory normal barc2017

- B. 20 nanoseconds
- D. 88 nanoseconds

1.2.36 Cache Memory: GATE2010-49



回滅回

A computer system has an L1 cache, an L2 cache, and a main memory unit connected as shown below. The block size in L1 cache is 4 words. The block size in L2 cache is 16 words. The memory access times are 2 nanoseconds, 20 nanoseconds and 200 nanoseconds for L1 cache, L2 cache and the main memory unit respectively.



When there is a miss in both L1 cache and L2 cache, first a block is transferred from main memory to L2 cache, and then a block is transferred from L2 cache to L1 cache. What is the total time taken for these transfers?

A. 222 nanoseconds

C. 902 nanoseconds gate2010 co-and-architecture cache-memory

- B. 888 nanoseconds
- D. 968 nanoseconds

 1.2.37 Cache Memory: GATE2011-43
 https://gateoverflow.in/2145

 A n 8KB direct-mapped write-back cache is organized as multiple blocks, each size of 32-bytes. The processor generates 32-bit addresses. The cache controller contains the tag information for each cache block comprising of the following.

- 1 valid bit
- 1 modified bit
- As many bits as the minimum needed to identify the memory block mapped in the cache.

What is the total size of memory needed at the cache controller to store meta-data (tags) for the cache?

A. 4864 bits B. 6144 bits C. 6656 bits D. 5376 bits

norma

gate2011 co-and-architecture cache-memory norma

1.2.38 Cache Memory: GATE2012-54

A computer has a 256-KByte, 4-way set associative, write back data cache with block size of 32-Bytes. The processor sends 32-bit addresses to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit.

The number of bits in the tag field of an address is

A. 11	B. 14	C. 16	D. 27

gate2012 co-and-architecture cache-memory normal

1.2.39 Cache Memory: GATE2012-55

A computer has a 256-KByte, 4-way set associative, write back data cache with block size of 32 Bytes. The processor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit.

The size of the cache tag directory is:

A. 160 Kbits B. 136 Kbits C. 40 Kbits D. 32 Kbits

1.2.40 Cache Memory: GATE2013-20

In a k-way set associative cache, the cache is divided into v sets, each of which consists of k lines. The lines of a set are placed in sequence one after another. The lines in set s are sequenced before the lines in set (s + 1). The main memory blocks are numbered 0 onwards. The main memory block numbered i must be mapped to any one of the cache lines from

- A. $(j \mod v) * k \text{ to } (j \mod v) * k + (k-1)$ B. $(j \mod v)$ to $(j \mod v) + (k-1)$ C. $(j \mod k)$ to $(j \mod k) + (v - 1)$ D. $(j \mod k) * v \text{ to } (j \mod k) * v + (v - 1)$
- gate2013 co-and-architecture cache-memory normal

1.2.41 Cache Memory: GATE2014-1-44

An access sequence of cache block addresses is of length N and contains n unique block addresses. The number of unique block addresses between two consecutive accesses to the same block address is bounded above by k. What is the miss ratio if the access sequence is passed through a cache of associativity $A \ge k$ exercising least-recently-used replacement policy?

A. $\left(\frac{n}{N}\right)$)	B. $\left(\frac{1}{N}\right)$	C. $\left(\frac{1}{A}\right)$	D. $\left(\frac{k}{n}\right)$
gate2014-1	co-and-architecture	cache-memory normal		

1.2.42 Cache Memory: GATE2014-2-43

In designing a computer's cache system, the cache block (or cache line) size is an important parameter. Which one of the following statements is correct in this context?

- A. A smaller block size implies better spatial locality
- B. A smaller block size implies a smaller cache tag and hence lower cache tag overhead
- C. A smaller block size implies a larger cache tag and hence lower cache hit time
- D. A smaller block size incurs a lower cache miss penalty

gate2014-2 co-and-architecture cache-memory normal

1.2.43 Cache Memory: GATE2014-2-44

If the associativity of a processor cache is doubled while keeping the capacity and block size unchanged, which one of the following is guaranteed to be NOT affected?

- A. Width of tag comparator
- C. Width of way selection multiplexer

gate2014-2 co-and-architecture cache-memory norma

1.2.44 Cache Memory: GATE2014-2-9

A 4-way set-associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG field is

gate2014-2 co-and-architecture cache-memory numerical-answers normal

1.2.45 Cache Memory: GATE2014-3-44

The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.9. The average memory access time (in nanoseconds) in executing the sequence of instructions is

gate2014-3 co-and-architecture cache-memory numerical-answers normal

1.2.46 Cache Memory: GATE2015-2-24

Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is

gate2015-2 co-and-architecture cache-memory easy numerical-answers

- D. Width of processor to main memory data bus
- B. Width of set index decoder

© Copyright GATE Overflow. All rights reserved











The read access times and the hit ratios for different caches in a memory hierarchy are as given below:



回絵

1.2.47 Cache Memory: GATE2015-3-14

ЗΠ





Cache	Read access time (in nanoseconds)	Hit ratio
<i>I</i> -cache	2	0.8
D-cache	2	0.9
L2-cache	8	0.9

The read access time of main memory in 90 nanoseconds. Assume that the caches use the referred-word-first read policy and the write-back policy. Assume that all the caches are direct mapped caches. Assume that the dirty bit is always 0 for all the blocks in the caches. In execution of a program, 60% of memory reads are for instruction fetch and 40% are for memory operand fetch. The average read access time in nanoseconds (up to 2 decimal places) is _____

gate2017-2 co-and-architecture cache-memory numerical-answers

1.2.54 Cache Memory: GATE2017-2-53

Consider a machine with a byte addressable main memory of 2^{32} bytes divided into blocks of size 32 bytes. Assume that a direct mapped cache having 512 cache lines is used with this machine. The size of the tag field in bits is

gate2017-2 co-and-architecture cache-memory numerical-answers

1.2.55 Cache Memory: GATE2018-34

The size of the physical address space of a processor is 2^P bytes. The word length is 2^W bytes. The capacity of cache immemory is 2^N bytes. The size of each cache block is 2^M words. For a K-way set-associative cache memory, the length (in number of bits) of the tag field is

A. $P - N - \log_2 K$ C. $P - N - M - W - \log_2 K$

gate2018 co-and-architecture cache-memory norma

1.2.56 Cache Memory: GATE2019-1

A certain processor uses a fully associative cache of size 16 kB, The cache block size is 16 bytes. Assume that the main memory is byte addressable and uses a 32-bit address. How many bits are required for the *Tag* and the *Index* fields respectively in the addresses generated by the processor?

A. **24** bits and 0 bits C. **24** bits and 4 bits

gate2019 co-and-architecture cache-memory normal

1.2.57 Cache Memory: GATE2019-45

A certain processor deploys a single-level cache. The cache block size is 8 words and the word size is 4 bytes. The memory system uses a 60-MHz clock. To service a cache miss, the memory controller first takes 1 cycle to accept the starting address of the block, it then takes 3 cycles to fetch all the eight words of the block, and finally transmits the words of the requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory system when the program running on the processor issues a series of road operations is $\times 10^6$ bytes/sec

gate2019 numerical-answers co-and-architecture cache-memory

Cisc Risc Architecture (2)

1.3.1 Cisc Risc Architecture: GATE1999-2.22

The main difference(s) between a CISC and a RISC processor is/are that a RISC processor typically

A. has fewer instructions

C. has more registers

1.3

- B. has fewer addressing modes
- D. is easier to implement using hardwired logic

gate1999 co-and-architecture normal cisc-risc-architecture

1.3.2 Cisc Risc Architecture: GATE2018-5

Consider the following processor design characteristics:

19



∎‱∎

B.	$P-N+\log_2 K$
D.	$P-N-M-W+\log_2$

B. 28 bits and 4 bits

D. 28 bits and 0 bits

K









I. Register-to-register arithmetic operations only II. Fixed-length instruction format III. Hardwired control unit Which of the characteristics above are used in the design of a RISC processor? A. I and II only B. II and III only C. I and III only D. I, II and III gate2018 co-and-architecture cisc-risc-architecture easv 1.4 **Clock Frequency (2)** https://gateoverflow.in/547 1.4.1 Clock Frequency: GATE1992-01-iii Many microprocessors have a specified lower limit on clock frequency (apart from the maximum clock frequency limit) because gate1992 normal co-and-architecture clock-frequency 1.4.2 Clock Frequency: GATE2007-IT-36 https://gateoverflow.in/3469 回怨间 The floating point unit of a processor using a design D takes 2t cycles compared to t cycles taken by the fixed point unit. There are two more design suggestions D_1 and D_2 . D_1 uses 30% more cycles for fixed point unit but 30% less cycles for floating point unit as compared to design D. D_2 uses 40% less cycles for fixed point unit but 10% more cycles for floating point unit as compared to design D. For a given program which has 80% fixed point operations and 20% floating point operations, which of the following ordering reflects the relative performances of three designs? $(D_i > D_j$ denotes that D_i is faster than D_j) A. $D_1 > D > D_2$ B. $D_2 > D > D_1$ C. $D > D_2 > D_1$ D. $D > D_1 > D_2$ gate2007-it co-and-architecture normal clock-frequency 1.5 **Conflict Misses (1)** 1.5.1 Conflict Misses: GATE2017-1-51 https://gateoverflow.in/118745 ٦ŝ Consider a 2-way set associative cache with 256 blocks and uses LRU replacement. Initially the cache is empty. Conflict misses are those misses which occur due to the contention of multiple blocks for the same cache set. Compulsory misses occur due to first time access to the block. The following sequence of access to memory blocks : $\{0, 128, 256, 128, 0, 128, 256, 128, 1, 129, 257, 129, 1, 129, 257, 129\}$ is repeated 10 times. The number of *conflict misses* experienced by the cache is gate2017-1 co-and-architecture cache-memory conflict-misses normal numerical-answers 1.6 **Control Unit (1)** 1.6.1 Control Unit: Gate1987-1-vi Microprogrammed control unit: A. is faster than a hardwired control unit B. facilitates easy implementation of new instructions C. is useful when very small programs are to be run D. usually refers to control unit of a microprocessor gate1987 microprogramming control-unit easy co-and-architecture 1.7 Data Dependences (2) https://gateoverflow.in/3472 回捺回 1.7.1 Data Dependences: GATE2007-IT-39

Data forwarding techniques can be used to speed up the operation in presence of data dependencies. Consider the following replacements of LHS with RHS.

 $\begin{array}{ll} \text{i.} & R1 \rightarrow Loc, Loc \rightarrow R2 & \equiv R1 \rightarrow R2, R1 \rightarrow Loc \\ \text{ii.} & R1 \rightarrow Loc, Loc \rightarrow R2 & \equiv R1 \rightarrow R2 \\ \text{iii.} & R1 \rightarrow Loc, R2 \rightarrow Loc & \equiv R1 \rightarrow Loc \\ \end{array}$

20

21

■≴.≹■

iv. $R1 \rightarrow Loc, R2 \rightarrow Loc \equiv R2 \rightarrow Loc$

In which of the following options, will the result of executing the RHS be the same as executing the LHS irrespective of the instructions that follow ?

A. i and	iii		B. i and iv
C. ii and	l iii		D. ii and iv
gate2007-it	data-dependences	co-and-architecture	

1.7.2 Data Dependences: GATE2015-3-47

Consider the following code sequence having five instructions from I_1 to I_5 . Each of these instructions has the following format.

OP Ri, Rj, Rk

Where operation OP is performed on contents of registers Rj and Rk and the result is stored in register Ri.

*I*₁: ADD R1, R2, R3

*I*₂: MUL R7, R1, R3

*I*₃: SUB R4, R1, R5

*I*₄: ADD R3, R2, R4

*I*₅: MUL R7, R8, R9

Consider the following three statements.

S1: There is an anti-dependence between instructions I_2 and I_5

S2: There is an anti-dependence between instructions I_2 and I_4

S3: Within an instruction pipeline an anti-dependence always creates one or more stalls

Which one of the above statements is/are correct?

A. Only S1 is true	B. Only S2 is true
C. Only S1 and S3 are true	D. Only S2 and S3 are true

gate2015-3 co-and-architecture pipelining data-dependences normal

```
1.8
```

1.8.1 Data Path: GATE2001-2.13

https://gateoverflow.in/731 로구 문화

https://gateoverflow.in/855

Consider the following data path of a simple non-pipelined CPU. The registers A, B, A_1, A_2 , MDR, the bus and the ALU are 8-bit wide. SP and MAR are 16-bit registers. The MUX is of size $8 \times (2:1)$ and the DEMUX is of size $8 \times (1:2)$. Each memory operation takes 2 CPU clock cycles and uses MAR (Memory Address Register) and MDR (Memory Date Register). SP can be decremented locally.

Data Path (4)

A2 A1 B A MUX DEMUX I:2 CHARACTER CONSTRAINTS CONSTR

The CPU instruction "push r" where, r = A or B has the specification

- $M[SP] \leftarrow r$
- $SP \leftarrow SP 1$

How many CPU clock cycles are required to execute the "push r" instruction?

A. 2 B. 3 C. 4 D. 5

gate2001 co-and-architecture data-path machine-instructions normal

https://gateoverflow.in/1402

1.8.2 Data Path: GATE2005-79

Consider the following data path of a CPU.



The ALU, the bus and all the registers in the data path are of identical size. All operations including incrementation of the PC and the GPRs are to be carried out in the ALU. Two clock cycles are needed for memory read operation – the first one for loading address in the MAR and the next one for loading data from the memory bus into the MDR.

The instruction "add R0, R1" has the register transfer interpretation $R0 \le R0 + R1$. The minimum number of clock cycles needed for execution cycle of this instruction is:

A. 2	B. 3	C. 4	D. 5

gate2005 co-and-architecture machine-instructions data-path normal

1.8.3 Data Path: GATE2005-80

The ALU, the bus and all the registers in the data path are of identical size. All operations including incrementation of the PC and the GPRs are to be carried out in the ALU. Two clock cycles are needed for memory read operation – the first one for loading address in the MAR and the next one for loading data from the memory bus into the MDR.



The instruction "call Rn, sub" is a two word instruction. Assuming that PC is incremented during the fetch cycle of the first word of the instruction, its register transfer interpretation is

 $Rn \leftarrow PC + 1;$

 $PC \leftarrow M[PC];$

The minimum number of CPU clock cycles needed during the execution cycle of this instruction is:

A. 2 B. 3 C. 4 D. 5

co-and-architecture normal gate2005 data-path machine-instructions

1.8.4 Data Path: GATE2016-2-30





https://gateoverflow.in/39627

Ξž

gate2016-2 co-and-architecture data-path normal numerical-answers

1.9		Dma ((5)	
1.9.1 Dma: GAT	E2004-68			https://gateoverflow.in/1062
A hard disk with processor runs at	a transfer rate of 10 600 MHz, and takes 30	Mbytes/second is consta 0 and 900 clock cycles to	ntly transferring data to o initiate and complete I	memory using DMA. The DMA transfer respectively. If
the size of the trar	sfer is 20 Kbytes, what	is the percentage of proc	essor time consumed for	the transfer operation?
A. 5.0%	B. 1.0%	C. 0.5%	D. 0.1%	
gate2004 dma normal	co-and-architecture			
1.9.2 Dma: GAT	E2004-IT-51			https://gateoverflow.in/3694 目流回
The storage area	of a disk has the inner	most diameter of 10 cm	n and outermost diameter	er of 20 cm. The maximum

The storage area of a disk has the innermost diameter of 10 cm and outermost diameter of 20 cm. The maximum storage density of the disk is 1400 bits/cm. The disk rotates at a speed of 4200 RPM. The main memory of a computer has 64-bit word length and 1 μ s cycle time. If cycle stealing is used for data transfer from the disk, the percentage of memory cycles stolen for transferring one word is

gate2004-it co-and-architecture dma normal	

1.9.3 Dma: GATE2005-70

Consider a disk drive with the following specifications:

16 surfaces, 512 tracks/surface, 512 sectors/track, 1 KB/sector, rotation speed 3000 rpm. The disk is operated in cycle stealing mode whereby whenever one 4 byte word is ready it is sent to memory; similarly, for writing, the disk interface reads a 4 byte word from the memory in each DMA cycle. Memory cycle time is 40 nsec. The maximum percentage of time that the CPU gets blocked during DMA operation is:

A. 10	B. 25	C. 40	D. 50

gate2005 co-and-architecture disks normal dma

1.9.4 Dma: GATE2011-28

On a non-pipelined sequential processor, a program segment, which is the part of the interrupt service routine, is given it to transfer 500 bytes from an I/O device to memory.

	Initialize the address register
	Initialize the count to 500
LOOP:	Load a byte from device
	Store in memory at address given by address register
	Increment the address register
	Decrement the count
	If count !=0 go to LOOP

Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute.

The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory.

What is the approximate speed up when the DMA controller based design is used in a place of the interrupt driven program based input-output?

A. 3.4 B. 4.4 C. 5.1 D. 6.7

gate2011 co-and-architecture dma normal

1.9.5 Dma: GATE2016-1-31

The size of the data count register of a DMA controller is 16bits. The processor needs to transfer a file of 29, 154 kilobytes from disk to main memory. The memory is byte addressable. The minimum number of times the DMA controller needs to get the control of the system bus from the processor to transfer

the file from the disk to main memory is _____-.

/.in/2130 回流[





gate1990 true-false co-and-architecture instruction-execution

1.12.2 Instruction Execution: GATE1992-01-iv

Many of the advanced microprocessors prefetch instructions and store it in an instruction buffer to speed up processing.

gate1992 co-and-architecture easy instruction-execution

1.12.3 Instruction Execution: GATE1995-1.2

Which of the following statements is true?

- A. ROM is a Read/Write memory
- C. Stack works on the principle of LIFO

gate1995 co-and-architecture normal instruction-execution

B. PC points to the last instruction that was executed

https://gateoverflow.in/548

https://gateoverflow.in/2

D. All instructions affect the flags

© Copyright GATE Overflow. All rights reserved

1.13



Consider a new instruction named branch-on-bit-set (mnemonic bbs). The instruction "bbs reg, pos, label" jumps to label if bit in position pos of register operand reg is one. A register is 32 - bits wide and the bits are numbered 0 to 31, bit in position 0 being the least significant. Consider the following emulation of this instruction on a processor that does not have bbs implemented.

 $temp \leftarrow reg\&mask$

1 CO and Architecture (192)

Branch to label if temp is non-zero. The variable temp is a temporary register. For correct emulation, the variable mask must be generated by

B. $mask \leftarrow 0$ xffffffff << pos

D. $mask \leftarrow 0xf$

A. $mask \leftarrow 0 x 1 << pos$ C. $mask \leftarrow pos$ gate2006 co-and-architecture normal instruction-execution

1.12.5 Instruction Execution: GATE2006-43

1.12.6 Instruction Execution: GATE2017-1-49

Consider a RISC machine where each instruction is exactly 4 bytes long. Conditional and unconditional branch instructions use PC-relative addressing mode with Offset specified in bytes to the target location of the branch instruction. Further the Offset is always with respect to the address of the next instruction in the program sequence. Consider the following instruction sequence

Instr. No.	Instruction
i:	$\mathrm{add}\mathrm{R2},\mathrm{R3},\mathrm{R4}$
i+1:	$\mathrm{sub}\mathrm{R5},\mathrm{R6},\mathrm{R7}$
i+2:	$\mathrm{cmp}\ \mathrm{R1},\mathrm{R9},\mathrm{R10}$
i+3:	m beq~R1, Offset

If the target of the branch instruction is i, then the decimal value of the Offset is 16

gate2017-1 co-and-architecture normal numerical-answers instruction-execution

Instruction Format (5)

1.13.1 Instruction Format: GATE1992-01-vi

In an 11 - bit computer instruction format, the size of address field is 4 - bits. The computer uses expanding OP code technique and has 5 two-address instructions and 32 one-address instructions. The number of zero-address instructions it can support is _____

gate1992 co-and-architecture machine-instructions instruction-format normal numerical-answers

1.13.2 Instruction Format: GATE1994-3.2

State True or False with one line explanation

Expanding opcode instruction formats are commonly employed in RISC. (Reduced Instruction Set Computers) machines.

gate1994 co-and-architecture machine-instructions instruction-format normal

1.13.3 Instruction Format: GATE2014-1-9

A machine has a 32 - bit architecture, with 1 - word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instructions, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer, the maximum value of the immediate operand is

gate2014-1 co-and-architecture machine-instructions instruction-format numerical-answers normal



回給回





https://gateoverflow.in/118332

25

© Copyright GATE Overflow. All rights reserved

https://gateoverflow.in/39601

https://gateoverflow.in/204126

1.13.4 Instruction Format: GATE2016-2-31

Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is

gate2016-2 instruction-format machine-instructions co-and-architecture normal numerical-answers

1.13.5 Instruction Format: GATE2018-51

A processor has 16 integer registers $(R0, R1, \ldots, R15)$ and 64 floating point registers $(F0, F1, \ldots, F63)$. It uses a 2-byte instruction format. There are four categories of instructions: Type - 1, Type - 2, Type - 3, and Type - 4. Type - 1 category consists of four instructions, each with 3 integer register operands (3Rs). Type - 2 category consists of eight instructions, each with 2 floating point register operands (2Fs). Type - 3 category consists of fourteen instructions, each with one integer register operand and one floating point register operand (1R + 1F). Type - 4 category consists of N instructions, each with a floating point register operand (1F).

The maximum value of N is _

gate2018 co-and-architecture machine-instructions instruction-format numerical-answers

.14	Interrupts (6)
1.14.1 Interrupts: GATE1987-1-viii	https://gateoverflow.in/80274
On receiving an interrupt from a I/O device the CPU:	
A Halts for a predetermined time	

- A. Halts for a predetermined time.
- B. Hands over control of address bus and data bus to the interrupting device.
- C. Branches off to the interrupt service routine immediately.
- D. Branches off to the interrupt service routine after completion of the current instruction.

co-and-architecture interrupts gate1987

1.14.2 Interrupts: GATE1995-1.3

In a vectored interrupt:

- A. The branch address is assigned to a fixed location in memory
- B. The interrupting source supplies the branch information to the processor through an interrupt vector
- C. The branch address is obtained from a register in the processor
- D. None of the above

gate1995 co-and-architecture interrupts normal

1.14.3 Interrupts: GATE1998-1.20

Which of the following is true?

- A. Unless enabled, a CPU will not be able to process interrupts.
- B. Loop instructions cannot be interrupted till they complete.
- C. A processor checks for interrupts before executing a new instruction.
- D. Only level triggered interrupts are possible on microprocessors.

gate1998 co-and-architecture interrupts normal

1.14.4	Interrupts:	GATE2002-1.9

A device employing INTR line for device interrupt puts the CALL instruction on the data bus while:

- A. INTA is active
- C. READY is inactive

- B. HOLD is active
- D. None of the above











gate2002 co-and-architecture interrupts normal

1.14.5 Interrupts: GATE2005-69

A device with data transfer rate 10 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt \Box overhead be 4μ sec. The byte transfer time between the device interface register and CPU or memory is negligible. What is the minimum performance gain of operating the device under interrupt mode over operating it under program-controlled mode?

A. 15 B. 25 C. 35 D. 45

gate2005 co-and-architecture interrupts

1.14.6 Interrupts: GATE2009-8, UGCNET-June2012-III-58

A CPU generally handles an interrupt by executing an interrupt service routine:

- B. By checking the interrupt register at the end of fetch cycle.
- C. By checking the interrupt register after finishing the execution of the current instruction.
- D. By checking the interrupt register at fixed time intervals.

gate2009 co-and-architecture interrupts normal ugcnetjune2012iii

1.15

1.15.1 Io Handling: GATE1987-2a

State whether the following statements are TRUE or FALSE

In a microprocessor-based system, if a bus (DMA) request and an interrupt request arrive sumultaneously, the microprocessor attends first to the bus request.

Io Handling (6)

gate1987 co-and-architecture interrupts io-handling

1.15.2 Io Handling: GATE1990-4-ii

State whether the following statements are TRUE or FALSE with reason:

The data transfer between memory and I/O devices using programmed I/O is faster than interrupt-driven I/O.

gate1990 true-false co-and-architecture io-handling interrupts

1.15.3 Io Handling: GATE1996-1.24

For the daisy chain scheme of connecting I/O devices, which of the following statements is true?

- A. It gives non-uniform priority to various devices
- B. It gives uniform priority to all devices
- C. It is only useful for connecting slow devices to a processor device
- D. It requires a separate interrupt pin on the processor for each device

gate1996 co-and-architecture io-handling norma

1.15.4 Io Handling: GATE1996-25

A hard disk is connected to a 50 MHz processor through a DMA controller. Assume that the initial set-up of a DMA **TRANS** transfer takes 1000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500 clock cycles for the processor. The hard disk has a transfer rate of 2000 Kbytes/sec and average block transferred is 4 K bytes. What fraction of the processor time is consumed by the disk, if the disk is actively transferring 100% of the time?

gate1996 co-and-architecture io-handling dma norma













回絵回

A. As soon as an interrupt is raised.

https://gateoverflow.in/2230

https://gateoverflow.in/48

1.15.5 Io Handling: GATE1997-2.4

The correct matching for the following pairs is:

	(A) DMA I/O	(1) High speed RAM
	(B) Cache	(2) Disk
	(C) Interrupt I/O	(3) Printer
(D) C	Condition Code Register	(4) ALU
A. $A - 4$ $B - 3$ $C - 1$ $D - 2$	B. $A-1$	2 B-1 C-3 D-4
C. $A - 4$ $B - 3$ $C - 2$ $D - 1$	D. $A-1$	2 $B-3$ $C-4$ $D-1$
gate1997 co-and-architecture normal io-handling		

1.15.6 Io Handling: GATE2008-64, ISRO2009-13

Which of the following statements about synchronous and asynchronous I/O is NOT true?

- A. An ISR is invoked on completion of I/O in synchronous I/O but not in asynchronous I/O
- B. In both synchronous and asynchronous I/O, an ISR (Interrupt Service Routine) is invoked after completion of the I/O
- C. A process making a synchronous I/O call waits until I/O is complete, but a process making an asynchronous I/O call does not wait for completion of the I/O
- D. In the case of synchronous I/O, the process waiting for the completion of I/O is woken up by the ISR that is invoked after the completion of I/O

gate2008 operating-system io-handling normal isro2009

1.16	Machine Instructions (18)		
1 16 1 Machine Instructions, CATE1988-9i	ht	the land a second and the second se	

The following program fragment was written in an assembly language for a single address computer with one **accumulator** register:

LOAD B			
MULT C			
STORE T1			
ADD A			
STORE T2			
MULT T2			
ADD T1			
STORE Z			

Give the arithmetic expression implemented by the fragment.

gate1988 normal descriptive co-and-architecture machine-instructions

1.16.2 Machine Instructions: GATE1994-12

ttps://gateoverflow.in/2508

a. Assume that a CPU has only two registers R_1 and R_2 and that only the following instruction is available $XOR R_i, R_j; \{R_j \leftarrow R_i \oplus R_j, \text{ for } i, j = 1, 2\}$

Using this XOR instruction, find an instruction sequence in order to exchange the contents of the registers R_1 and R_2

b. The line p of the circuit shown in figure has stuck at 1 fault. Determine an input test to detect the fault.



gate1994 co-and-architecture machine-instructions norma





1.16.3 Machine Instructions: GATE1999-17



■深回

https://gateoverflow.in/938

ateoverflow.in/1516

Consider the following program fragment in the assembly language of a certain hypothetical processor. The processor \mathbf{n} has three general purpose registers R1, R2 and R3. The meanings of the instructions are shown by comments (starting with ;) after the instructions.

```
Compare R1 and 0, set flags appropriately in status register
X:
    CMP R1, 0;
            Jump if zero to target Z
    JZ Z;
    MOV R2, R1; Copy contents of R1 to R2
    SHR R1; Shift right R1 by 1 bit
    SHL R1; Shift left R1 by 1 bit
    CMP R2, R1; Compare R2 and R1 and set flag in status register
             Jump if zero to target Y
    JZ Y:
    INC R3; Increment R3 by 1;
Y:
   SHR R1; Shift right R1 by 1 bit
    JMP X; Jump to target X
Z:...
```

- A. Initially *R*1, *R*2 and *R*3 contain the values 5,0 and 0 respectively, what are the final values of *R*1 and *R*3 when control reaches *Z*?
- B. In general, if *R*1, *R*2 and *R*3 initially contain the values n, 0, and 0 respectively. What is the final value of *R*3 when control reaches *Z*?

gate1999 co-and-architecture machine-instructions normal

1.16.4 Machine Instructions: GATE2003-48

Consider the following assembly language program for a hypothetical processor A, B, and C are 8-bit registers. The meanings of various instructions are shown as comments.

	$\mathrm{MOV}\mathrm{B},\#0$;	$B \leftarrow 0$
	$\mathrm{MOV}\mathrm{C},\#8$;	$C \leftarrow 8$
Z:	$\mathrm{CMP}~\mathrm{C},\#0$;	${ m compare} \ { m C} \ { m with} \ 0$
	JZ X	;	jump to X if zero flag is set
	${\rm SUB}~{\rm C},\#1$;	$C \leftarrow C-1$
	$\operatorname{RRC} \operatorname{A}, \#1$;	right rotate A through carry by one bit. Thus:
		;	If the initial values of A and the carry flag are $a_7 \ldots a_0$ and
		;	c_0 respectively, their values after the execution of this
		;	instruction will be $c_0 a_7 \dots a_1$ and a_0 respectively.
	JC Y	;	jump to Y if carry flag is set
	JMP Z	;	$ m jump \ to \ Z$
Y:	$\operatorname{ADD}\operatorname{B},\#1$;	$B \leftarrow B + 1$
	JMP Z	;	$ m jump \ to \ Z$
X:		:	

If the initial value of register A is A0 the value of register B after the program execution will be

A. the number of 0 bits in A_0 C. A_0

- B. the number of 1 bits in A_0
- D. 8

gate2003 co-and-architecture machine-instructions normal

1.16.5 Machine Instructions: GATE2003-49

Consider the following assembly language program for a hypothetical processor A, B, and C are 8 bit registers. The meanings of various instructions are shown as comments.

MOV B, #0; $B \leftarrow 0$ MOV C, #8; $C \leftarrow 8$

- Z: CMP C, #0; compare C with 0
 - ; jump to X if zero flag is set JZ X

SUB C, #1 ;
$$\begin{array}{c} C \leftarrow C \\ -1 \end{array}$$

RRC A, #1 ; right rotate A through carry by one bit. Thus:

; If the initial values of A and the carry flag are $a_7 \dots a_0$ and

; c_0 respectively, their values after the execution of this

; instruction will be $c_0 a_7 \dots a_1$ and a_0 respectively.

JC Y ; jump to Y if carry flag is set

JMP Z ; jump to Z

ADD B, #1 ; $B \leftarrow B + 1$ Y:

> JMP Z ; jump to Z

X:

Which of the following instructions when inserted at location X will ensure that the value of the register A after program execution is as same as its initial value?

A. RRC A, #1 C. LRC A, #1; left rotate A through carry flag by one bit

gate2003 co-and-architecture machine-instructions

B. NOP ; no operation D. ADD A, #1

1.16.6 Machine Instructions: GATE2004-63

Consider the following program segment for a hypothetical CPU having three user registers R_1, R_2 and R_3 .

Instruction	Operation	Instruction size
		$({ m in words})$
$\operatorname{MOV} R_1, 5000$	$R_1 \leftarrow \operatorname{Memory}[5000]$	2
MOV R2(R1)	$R2 \gets \operatorname{Memory}[(R_1)]$	1
$\operatorname{ADD} R_2, R_3$	$R2 \leftarrow R_2 + R_3$	1
${ m MOV}~6000, R_2$	$\text{Memory}[6000] \gets R_2$	2
HALT	Machine Halts	1

Consider that the memory is byte addressable with size 32 bits, and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs while the CPU has been halted after executing the HALT instruction, the return address (in decimal) saved in the stack will be

A. 1007 B. 1020 C. 1024 D. 1028 normal

normal

co-and-architecture machine-instructions 1.16.7 Machine Instructions: GATE2004-64

Consider the following program segment for a hypothetical CPU having three user registers R_1, R_2 and R_3 .



flow_in/4357

gate2004

https://gateov

1 CO and Architecture (192)

Instruction	Operation	Instruction size (in Words)
$\operatorname{MOV} R_1, 5000$	$R1 \leftarrow ext{Memory}[5000]$	2
$\operatorname{MOV} R_2(R_1)$	$R2 \gets \operatorname{Memory}[(R_1)]$	1
$\operatorname{ADD} R_2, R_3$	$R_2 \leftarrow R_2 + R_3$	1
MOV $6000, R_2$	$\text{Memory}[6000] \gets R_2$	2
Halt	Machine Halts	1

Let the clock cycles required for various operations be as follows:

${\rm Register \ to}/{\rm from \ memory \ transfer}$	3 clock cycles
ADD with both operands in register	1 clock cycles
Instruction fetch and decode	2 clock cycles

The total number of clock cycles required to execute the program is

A. 29	B. 24	C. 23	D. 20

gate2004 co-and-architecture machine-instructions normal

1.16.8 Machine Instructions: GATE2004-IT-46

If we use internal data forwarding to speed up the performance of a CPU (R1, R2 and R3 are registers and M[100] is a memory reference), then the sequence of operations

B. $M[100] \rightarrow R2$ $R1 \rightarrow R2$ $R1 \rightarrow R3$ D. $R1 \rightarrow R2$

 $\begin{array}{l} R1 \rightarrow R3 \\ R1 \rightarrow M[100] \end{array}$

 $\begin{array}{l} \text{R1} \rightarrow \text{M[100]} \\ \text{M[100]} \rightarrow \text{R2} \\ \text{M[100]} \rightarrow \text{R3} \end{array}$

can be replaced by

А.	$R1 \rightarrow R3$
	$R2 \rightarrow M[100]$

C. $R1 \rightarrow M[100]$ $R2 \rightarrow R3$

gate2004-it co-and-architecture machine-instructions easy

1.16.9 Machine Instructions: GATE2006-09, ISRO2009-35

A CPU has 24-*bit* instructions. A program starts at address 300 (in decimal). Which one of the following is a legal program counter (all values in decimal)?

A. 400 B. 500 C. 600 D. 700

gate2006 co-and-architecture machine-instructions easy isro2009

1.16.10 Machine Instructions: GATE2007-54

In a simplified computer the instructions are:

${\rm OP}\ R_j, R_i$	Perform R_j OP R_i and store the result in register R_j
$OP \ m, R_i$	Perform val OP R_i and store the result in register R_i
	val denotes the content of the memory location m
$\operatorname{MOV} m, R_i$	Moves the content of memory location m to register R_i
$\operatorname{MOV} R_i, m$	Moves the content of register R_i to memory location m

The computer has only two registers, and OP is either ADD or SUB. Consider the following basic block:

回接回



https://qat

overflow.in/126

https://gateoverflow.in/43515

- $\bullet \ t_1 \ = \ a+b$
- $\bullet \ t_2 \ = \ c+d$
- $t_3 = e t_2$
- $t_4 = t_1 t_3$

Assume that all operands are initially in memory. The final value of the computation should be in memory. What is the minimum number of MOV instructions in the code generated for this basic block?

A. 2 B. 3 C. 5 D. 6

gate2007 co-and-architecture machine-instructions normal

1.16.11 Machine Instructions: GATE2007-71

Consider the following program segment. Here R1, R2 and R3 are the general purpose registers.

	Instruction	Operation	Instruction Size
			(no. of words)
	MOV R1,(3000)	$R1 \leftarrow M[3000]$	2
LOOP:	MOV R2,(R3)	$R2 \leftarrow M[R3]$	1
	ADD R2,R1	$ m R2 {\leftarrow} m R1 + m R2$	1
	MOV (R3),R2	${ m M[R3]}{\leftarrow}{ m R2}$	1
	INC R3	$ m R3 {\leftarrow} m R3 {+} 1$	1
	DEC R1	$R1 \leftarrow R1 - 1$	1
	BNZ LOOP	Branch on not zero	2
	HALT	Stop	1

Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is word addressable. The number of memory references for accessing the data in executing the program completely is

A. 10 B. 11 C. 20 D. 21

gate2007 co-and-architecture machine-instructions interrupts normal

1.16.12 Machine Instructions: GATE2007-72

Consider the following program segment. Here R1, R2 and R3 are the general purpose registers.

	Instruction	Operation	Instruction Size
			(no. of words)
	MOV R1,(3000)	$\mathrm{R1}{\leftarrow}\mathrm{M[3000]}$	2
LOOP:	MOV R2,(R3)	$\mathrm{R2}{\leftarrow}\mathrm{M}[\mathrm{R3}]$	1
	ADD R2,R1	$ m R2 {\leftarrow} m R1 + m R2$	1
	MOV (R3),R2	$\mathrm{M}[\mathrm{R3}]{\leftarrow}\mathrm{R2}$	1
	INC R3	$ m R3 {\leftarrow} m R3 {+} 1$	1
	DEC R1	$R1 {\leftarrow} R1 {-} 1$	1
	BNZ LOOP	Branch on not zero	2
	HALT	Stop	1

Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010 is:

A. 100 B. 101 C. 102 D. 110

gate2007 co-and-architecture machine-instructions interrupts normal



1.16.13 Machine Instructions: GATE2007-73

https://gateoverflow.in/43516

https://gateoverflow.in/3476

https://gateoverflow.in/44

33

Consider the following program segment. Here R1, R2 and R3 are the general purpose registers.

	Instruction	Operation	Instruction Size
			(no. of words)
	MOV R1,(3000)	$R1 \leftarrow M[3000]$	2
LOOP:	MOV R2,(R3)	$\mathrm{R2}{\leftarrow}\mathrm{M}[\mathrm{R3}]$	1
	ADD R2,R1	$ m R2 {\leftarrow} m R1 + m R2$	1
	MOV (R3),R2	$\mathrm{M[R3]}{\leftarrow}\mathrm{R2}$	1
	INC R3	$ m R3 {\leftarrow} m R3 {+} 1$	1
	DEC R1	$R1 {\leftarrow} R1 {-} 1$	1
	BNZ LOOP	Branch on not zero	2
	HALT	Stop	1

Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is byte addressable and the word size is 32 bits. If an interrupt occurs during the execution of the instruction "INC R3", what return address will be pushed on to the stack?

B. 1020 C. 1024 D. 1040 A. 1005 gate2007 co-and-architecture machine-instructions interrupts normal

1.16.14 Machine Instructions: GATE2007-IT-41



Following table indicates the latencies of operations between the instruction producing the result and instruction using the result.

Instruction producing the result	Instruction using the result	Latency
ALU Operation	ALU Operation	2
ALU Operation	Store	2
Load	ALU Operation	1
Load	Store	0

Consider the following code segment:

Load R1, Loc 1;	Load R1 from memory location Loc1
Load R2, Loc 2;	Load R2 from memory location Loc 2
Add R1, R2, R1;	Add R1 and R2 and save result in R1
Dec R2;	Decrement R2
Dec R1;	Decrement R1
Mpy R1, R2, R3;	Multiply R1 and R2 and save result in R3
Store R3, Loc 3,	; Store R3 in memory location Loc 3

What is the number of cycles needed to execute the above code segment assuming each instruction takes one cycle to execute?

A. 7 B. 10 C. 13 D. 14

gate2007-it co-and-architecture machine-instructions

1.16.15 Machine Instructions: GATE2008-34

Which of the following must be true for the RFE (Return From Exception) instruction on a general purpose processor?

I. It must be a trap instruction

II. It must be a privileged instruction

III. An exception cannot be allowed to occur during execution of an RFE instruction

A. I only B. II only

C. I and II only D. I, II and III only

https://gateoverflow.in/3348

https://gateoverflow.in/8215

gate2008 co-and-architecture machine-instructions normal

1.16.16 Machine Instructions: GATE2008-IT-38

Assume that $EA = (X)^+$ is the effective address equal to the contents of location X, with X incremented by one word length after the effective address is calculated; EA = -(X) is the effective address equal to the contents of location X, with X decremented by one word length before the effective address is calculated; $EA = (X)^-$ is the effective address equal to the contents of location X, with X decremented by one word length after the effective address is calculated. The format of the instruction is (opcode, source, destination), which means (destination \leftarrow source op destination). Using X as a stack pointer, which of the following instructions can pop the top two elements from the stack, perform the addition operation and push the result back to the stack.

B. ADD (X), (X)– D. ADD –(X), (X)

	an and nashihashusa	mashina instructions
C. ADD	-(X), (X)+	
A. ADD	(X)–, (X)	

1.16.17 Machine Instructions: GATE2015-2-42

Consider a processor with byte-addressable memory. Assume that all registers, including program counter (PC) and program Status Word (PSW), are size of two bytes. A stack in the main memory is implemented from memory location $(0100)_{16}$ and it grows upward. The stack pointer (SP) points to the top element of the stack. The current value of SP is $(016E)_{16}$. The CALL instruction is of two words, the first word is the op-code and the second word is the starting address of the subroutine (one word = 2 bytes). The CALL instruction is implemented as follows:

- Store the current value of PC in the stackStore the value of PSW register in the stack
- So now the value of SP = (016E)16 + 4 = (0172)16 after execute CALL instruction.

D. $(0172)_{16}$

• Load the statring address of the subroutine in PC

The content of PC just before the fetch of a CALL instruction is $(5FA0)_{16}$. After execution of the CALL instruction, the value of the stack pointer is:

A. $(016A)_{16}$ B. $(016C)_{16}$ C. $(0170)_{16}$

gate2015-2 co-and-architecture machine-instructions easy

1.16.18 Machine Instructions: GATE2016-2-10

A processor has 40 distinct instruction and 24 general purpose registers. A 32-bit instruction word has an opcode, two registers operands and an immediate operand. The number of bits available for the immediate operand field is_____.

gate2016-2 machine-instructions co-and-architecture easy numerical-answers

Memory Interfacing (2)

1.17.1 Memory Interfacing: GATE2016-1-09

1.17

A processor can support a maximum memory of 4GB, where the memory is word-addressable (a word consists of two bytes). The size of address bus of the processor is at least ______ bits.

gate2016-1 co-and-architecture easy numerical-answers memory-interfacing

1.17.2 Memory Interfacing: GATE2018-23

A 32-bit wide main memory unit with a capacity of 1 GB is built using $256 M \times 4 - bit$ DRAM chips. The number of rows of memory cells in the DRAM chip is 2^{14} . The time taken to perform one refresh operation is 50 nanoseconds. The refresh period is 2 milliseconds. The percentage (rounded to the closest integer) of the time available for performing the memory read/write operations in the main memory unit is _____.

gate2018	co-and-architecture	memory-interfacing	normal	numerical-answers	Time spent in refresh =Total time to Refresh all Rows Refresh period*100 =0.8192ms2.0ms*100 =40.96%
1.18				Micro	ppTigramming(TS)

1.18.1 Microprogramming: GATE1987-4a

https://gateoverflow.in/81359

Find out the width of the control memory of a horizontal microprogrammed control unit, given the following **specifications**:

• 16 control lines for the processor consisting of ALU and 7 registers.



回絵回



- Conditional branching facility by checking 4 status bits.
- Provision to hold 128 words in the control memory.

gate1987 co-and-architecture microprogramming

1.18.2 Microprogramming: GATE1990-8a	a	GATE1990-8a	gramming:	1.18.2 Microprog
--------------------------------------	---	-------------	-----------	------------------

A single bus CPU consists of four general purpose register, namely, R0...R3, ALU, MAR, MDR, PC, SP and IR (Instruction Register). Assuming suitable microinstructions, write a microroutine for the instruction,

ADDR0, R1

gate1990 descriptive	co-and-architecture microprogram	ming			
1.18.3 Micropi	ogramming: GATE199	5-2.25		https://gateoverflow.in/2754	
A micro progra instruction, at n required contro	am control unit is requir nost two control signals as l signals will be:	ed to generate a total or re active. Minimum nur	of 25 control signals. Assum nber of bits required in the con	ne that during any micro ntrol word to generate the	
A. 2	B. 2.5	C. 10	D. 12		
gate1996 co-and-arch	itecture microprogramming norma	l			
1.18.4 Microp	ogramming: GATE199	7-5.3		https://gateoverflow.in/2254	
A micro instruc	tion is to be designed to s	pecify:			
a. none or one b. none or upt	of the three micro operat o six micro operations of	ions of one kind and another kind			
The minimum i	number of bits in the micr	o-instruction is:			
A. 9	B. 5	C. 8	D. None of the above	e	
gate1997 co-and-arch	itecture microprogramming norma	t			
1.18.5 Microp	ogramming: GATE1999	9-2.19		https://gateoverflow.in/1497	
Arrange the fol	lowing configuration for (CPU in decreasing order	r of operating speeds:		
Hard wired con	trol, Vertical microprogra	mming, Horizontal mic	croprogramming.		
A. Hard wired	control, Vertical micropre	ogramming, Horizontal	microprogramming.		
B. Hard wired	control, Horizontal micro	programming, Vertical	microprogramming.		
C. Horizontal	microprogramming, Verti	cal microprogramming,	Hard wired control.		
D. Vertical mi	croprogramming, Horizon	ital microprogramming,	, Hard wired control.		
gate1999 co-and-arch	itecture microprogramming norma	l			
1.18.6 Microp	ogramming: GATE2002	2-2.7		https://gateoverflow.in/837	
Horizontal mic	coprogramming:				

- A. does not require use of signal decoders
- B. results in larger sized microinstructions than vertical microprogramming
- C. uses one bit for each control signal
- D. all of the above

gate2002 co-and-architecture microprogramming

1.18.7 Microprogramming: GATE2004-67

The microinstructions stored in the control memory of a processor have a width of 26 bits. Each microinstruction is divided into three fields: a micro-operation field of 13 bits, a next address field (X), and a MUX select field (Y).

∎ïä



https://gateoverflow.in/369

There are 8 status bits in the input of the MUX.



How many bits are there in the X and Y fields, and what is the size of the control memory in number of words?

A. 10, 3, 1024 B. 8, 5, 256 C. 5, 8, 2048 D. 10, 3, 512

gate2004 co-and-architecture microprogramming normal

1.18.8 Microprogramming: GATE2004-IT-49

A CPU has only three instructions I1, I2 and I3, which use the following signals in time steps T1 - T5:

I1:T1: Ain, Bout, Cin T2: PCout, Bin T3: Zout, Ain T4: Bin, Cout T5: End	
I2:T1:Cin, Bout, Din T2:Aout, Bin T3:Zout, Ain T4:Bin, Cout T5:End	
I3:T1: Din, Aout T2: Ain, Bout T3: Zout, Ain T4: Dout, Ain T5: End	

Which of the following logic functions will generate the hardwired control for the signal Ain ?

 B. (T1 + T2 + T3). I3 + T1.I1D. (T1 + T2). I2 + (T1 + T3).I1 + T3

1.18.9 Microprogramming: GATE2005-IT-45

A hardwired CPU uses 10 control signals S_1 to S_{10} , in various time steps T_1 to T_5 , to implement 4 instructions I_1 to I_4 as shown below:

	\mathbf{T}_1	T_2	T_3	\mathbf{T}_4	\mathbf{T}_{5}
I_1	S_1,S_3,S_5	S_2,S_4,S_6	S_1,S_7	S_{10}	S_3,S_8
I_2	S_1,S_3,S_5	S_8, S_9, S_{10}	S_5, S_6S_7	S_6	S_{10}
I_3	S_1,S_3,S_5	S_{7}, S_{8}, S_{10}	S_2,S_6,S_9	S_{10}	S_1,S_3
$\mathbf{I_4}$	S_1,S_3,S_5	S_2,S_6,S_7	S_5,S_{10}	S_6,S_9	S_{10}

Which of the following pairs of expressions represent the circuit for generating control signals S_5 and S_{10} respectively? $((I_j + I_k)T_n \text{ indicates that the control signal should be generated in time step } T_n$ if the instruction being executed is I_j or l_k)

A.
$$S_5 = T_1 + I_2 \cdot T_3$$
 and
 $S_{10} = (I_1 + I_3) \cdot T_4 + (I_2 + I_4) \cdot T_5$
B. $S_5 = T_1 + (I_2 + I_4) \cdot T_3$ and
 $S_{10} = (I_1 + I_3) \cdot T_4 + (I_2 + I_4) \cdot T_5$

C. $S_5 = T_1 + (I_2 + I_4) \cdot T_3$ and



$$\begin{split} S_{10} &= (I_2 + I_3 + I_4) \cdot T_2 + (I_1 + I_3) \cdot T_4 + (I_2 + I_4) \cdot T_5 \\ \text{D.} \ S_5 &= T_1 + (I_2 + I_4) \cdot T_3 \text{ and} \\ S_{10} &= (I_2 + I_3) \cdot T_2 + I_4 \cdot T_3 + (I_1 + I_3) \cdot T_4 + (I_2 + I_4) \cdot T_5 \end{split}$$

gate2005-it co-and-architecture microprogramming normal



The data path shown in the figure computes the number of 1s in the 32 - bit input word corresponding to an unsigned even integer stored in the shift register.

The unsigned counter, initially zero, is incremented if the most significant bit of the shift register is 1.



The microprogram for the control is shown in the table below with missing control words for microinstructions $I_1, I_2, \ldots I_n$.

Microinstruction	Reset_Counter	Shift_left	Load_output
BEGIN	1	0	0
I1	?	?	?
:	••	:	:
In	?	?	?
END	0	0	1

The counter width (k), the number of missing microinstructions (n), and the control word for microinstructions $I_1, I_2, \ldots I_n$ are, respectively,

D. 5, 31, 010

A. 32, 5, 010 B. 5, 32, 010 C. 5, 31, 011

gate2006-it co-and-architecture microprogramming normal

1.18.12 Microprogramming: GATE2008-IT-39

Consider a CPU where all the instructions require 7 clock cycles to complete execution. There are 140 instructions in the instruction set. It is found that 125 control signals are needed to be generated by the control unit. While designing the horizontal microprogrammed control unit, single address field format is used for branch control logic. What is the minimum size of the control word and control address register?

A. 125,7		B. 125,10		C. 135	5,9	D. 135,10
gate2008-it	co-and-architecture	microprogramming	normal			

Since it is horizontal for control word, 125 control signals+10 bits =135 bits will be required.

∎‰⊡

1 CO and Architecture (192)

1.18.13 Microprogramming: GATE2013-28	https://gateoverflow.in/1539	
Consider the following sequence of micro-operations.		
$MBR \leftarrow PC MAR \leftarrow X PC \leftarrow Y Memory \leftarrow MBR$		
Which one of the following is a possible operation performed by this sequence?		

Pipelining (34)

A. Instruction fetch

C. Conditional branch

- B. Operand fetch
- D. Initiation of interrupt service

gate2013	co-and-architecture	microprogramming	normal
-			

1.19

1.19.1 Pipelining: GATE1999-13

An instruction pipeline consists of 4 stages - Fetch (F), Decode field (D), Execute (E) and Result Write (W). The 5 instructions in a certain instruction sequence need these stages for the different number of clock cycles as shown by the table below

No. of cycles needed for						
Instruction	F	D	Ε	W		
1	1	2	1	1		
2	1	2	2	1		
3	2	1	3	2		
4	1	3	2	1		
5	1	2	1	2		

Instruction	\mathbf{F}	D	\mathbf{E}	\mathbf{W}
1	1	2	1	1
2	1	2	2	1
3	2	1	3	2
4	1	3	2	1
5	1	2	1	2

Find the number of clock cycles needed to perform the 5 instructions.

gate1999 normal co-and-architecture pipelining

1.19.2 Pipelining: GATE2000-1.8

Comparing the time T1 taken for a single instruction on a pipelined CPU with time T2 taken on a non-pipelined but identical CPU, we can say that

A. T1 < T2 C. T1 < T2 B. T1 > T2

D. T1 and T2 plus the time taken for one instruction fetch cycle

gate2000 pipelining co-and-architecture easv **1.19.3** Pipelining: GATE2000-12

An instruction pipeline has five stages where each stage take 2 nanoseconds and all instruction use all five stages. Branch instructions are not overlapped. i.e., the instruction after the branch is not fetched till the branch instruction is completed. Under ideal conditions,

- A. Calculate the average instruction execution time assuming that 20% of all instructions executed are branch instruction. Ignore the fact that some branch instructions may be conditional.
- B. If a branch instruction is a conditional branch instruction, the branch need not be taken. If the branch is not taken, the following instructions can be overlapped. When 80% of all branch instructions are conditional branch instructions, and 50% of the conditional branch instructions are such that the branch is taken, calculate the average instruction execution time.





https://gateoverflow.in/631

回送回

_

https://gateoverflow.in/753

gate2000 co-and-architecture pipelining normal descriptive

1.19.4 Pipelining: GATE2001-12

Consider a 5-stage pipeline - IF (Instruction Fetch), ID (Instruction Decode and register read), EX (Execute), MEM (memory), and WB (Write Back). All (memory or register) reads take place in the second phase of a clock cycle and all writes occur in the first phase. Consider the execution of the following instruction sequence:

I1:	$\operatorname{sub} r2, r3, r4$	/* $r2 \leftarrow r3 - r4$ */
I2:	$\mathrm{sub}\ r4, r2, r3$	$/ * r4 \leftarrow r2 - r3 * /$
I3:	$\mathrm{sw}\ r2,100(r1)$	/* $M[r1+100] \leftarrow r2$ */
I4:	$\operatorname{sub} r3, r4, r2$	$/ * r3 \leftarrow r4 - r2 * /$

- A. Show all data dependencies between the four instructions.
- B. Identify the data hazards.
- C. Can all hazards be avoided by forwarding in this case.

gate2001 co-and-architecture pipelining normal descriptive

4 40 E Dimeliania CATE2002 2 (ICD 02000 1

1.19.5 Pipenning: GA1E2002-2.0, 18KO2008-19	https://gateoverflow.in/836	回線回
The performance of a pipelined processor suffers if:		
A. the pipeline stages have different delaysB. consecutive instructions are dependent on each otherC. the pipeline stages share hardware resourcesD. All of the above		
gate2002 co-and-architecture pipelining easy isro2008		
1.19.6 Pipelining: GATE2003-10, ISRO-DEC2017-41	https://gateoverflow.in/901	
For a pipelined CPU with a single ALU, consider the following situations		
I. The $j + 1^{st}$ instruction uses the result of the j^{th} instruction as an operand		
II. The execution of a conditional jump instruction		
III. The j^{th} and $j + 1^{st}$ instructions require the ALU at the same time.		
Which of the above can cause a hazard		
A. I and II only B. II and III only C. III only D. All the three		
gate2003 co-and-architecture pipelining normal isrodec2017		
1.19.7 Pipelining: GATE2004-69	https://gateoverflow.in/1063	

A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 *nanoseconds*, respectively. Registers that are used between the stages have a delay of 5 *nanoseconds* each. Assuming constant clocking rate, the total time taken to process 1000 data items on this pipeline will be:

- A. 120.4 microseconds
- C. 165.5 microseconds

B. 160.5 microseconds

D. 590.0 microseconds

gate2004 co-and-architecture pipelining normal

1.19.8 Pipelining: GATE2004-IT-47
 https://gateoverflow.in/3690

 Consider a pipeline processor with 4 stages S1 to S4. We want to execute the following loop:

 for (i = 1; i < = 1000; i++)

 $\{11, 12, 13, 14\}$

where the time taken (in ns) by instructions I1 to I4 for stages S1 to S4 are given below:

	S_1	S_2	S_3	S_4
I1	1	2	1	2
I2	2	1	2	1
I3	1	1	2	1
I4	2	1	2	1

The output of I1 for i = 2 will be available after

pipelining

A. 11 ns	B. 12 ns	C. 13 ns	D. 28 ns

1.19.9 Pipelining: GATE2005-68

co-and-architecture

gate2004-it

A 5 stage pipelined CPU has the following sequence of stages:

- IF instruction fetch from instruction memory
- RD Instruction decode and register read
- EX Execute: ALU operation for data and address computation
- MA Data memory access for write access, the register read at RD state is used.
- WB Register write back

Consider the following sequence of instructions:

- $I_1: L R0$, loc 1; R0 <= M[loc1]
- $I_2: A R0, R0; R0 <= R0 + R0$
- $I_3: S R2, R0; R2 <= R2 R0$

Let each stage take one clock cycle.

What is the number of clock cycles taken to complete the above sequence of instructions starting from the fetch of I_1 ?

A. 8 B. 10 C. 12 D. 15

gate2005 co-and-architecture pipelining normal

1.19.10 Pipelining: GATE2005-IT-44

We have two designs D1 and D2 for a synchronous pipeline processor. D1 has 5 pipeline stages with execution times of 3 nsec, 2 nsec, 4 nsec, 2 nsec and 3 nsec while the design D2 has 8 pipeline stages each with 2 nsec execution time How much time can be saved using design D2 over design D1 for executing 100 instructions?

B. 202 nsec

D. -200 nsec

A. 214 nsec C. 86 nsec gate2005-it co-and-architecture pipelining normal

1.19.11 Pipelining: GATE2006-42

A CPU has a five-stage pipeline and runs at 1 GHz frequency. Instruction fetch happens in the first stage of the pipeline. A conditional branch instruction computes the target address and evaluates the condition in the third stage of the pipeline. The processor stops fetching new instructions following a conditional branch until the branch outcome is known. A program executes 109 instructions out of which 20% are conditional branches. If each instruction takes one cycle to complete on average, the total execution time of the program is:

A. 1.0 second B. 1.2 seconds C. 1.4 seconds D. 1.6 seconds

gate2006 co-and-architecture pipelining normal

1.19.12 Pipelining: GATE2006-IT-78



https://gateoverflow.in/3805

同るに同

间歇间



A pipelined processor uses a 4-stage instruction pipeline with the following stages: Instruction fetch (IF), Instruction decode (ID), Execute (EX) and Writeback (WB). The arithmetic operations as well as the load and store operations are carried out in the EX stage. The sequence of instructions corresponding to the statement X = (S - R * (P + Q))/T is given below. The values of variables P, Q, R, S and T are available in the registers R0, R1, R2, R3 and R4 respectively, before the execution of the instruction sequence.

ADD	R5, R0, R1	$; ext{R5} \leftarrow ext{R0} + ext{R1}$
MUL	m R6, R2, R5	$; ext{R6} \leftarrow ext{R2} * ext{R5}$
SUB	R5, R3, R6	; R5 \leftarrow R3 - R6
DIV	m R6, m R5, m R4	$; \mathrm{R6} \leftarrow \mathrm{R5}/\mathrm{R4}$
STORE	R6, X	; X \leftarrow R6

The number of Read-After-Write (RAW) dependencies, Write-After-Read(WAR) dependencies, and Write-After-Write (WAW) dependencies in the sequence of instructions are, respectively,

A. 2,2,4	B. 3,2,3	C. 4, 2, 2	D. 3,3,2
gate2006-it co-and-architecture	pipelining normal		

1.19.13 Pipelining: GATE2006-IT-79

A pipelined processor uses a 4-stage instruction pipeline with the following stages: Instruction fetch (IF), Instruction decode (ID), Execute (EX) and Writeback (WB). The arithmetic operations as well as the load and store operations are carried out in the EX stage. The sequence of instructions corresponding to the statement X = (S - R * (P + Q))/T is given below. The values of variables P, Q, R, S and T are available in the registers R0, R1, R2, R3 and R4 respectively, before the execution of the instruction sequence.

ADD	R5, R0, R1	$; R5 \leftarrow \mathrm{R0} + \mathrm{R1}$
MUL	R6, R2, R5	$; R6 \leftarrow ext{R2} * ext{R5}$
SUB	R5,R3,R6	$; R5 \leftarrow ext{R3}$ -R6
DIV	R6, R5, R4	$; R6 \leftarrow ext{R5}/ ext{R4}$
STORE	R6, X	$; X \leftarrow \mathrm{R6}$

The IF, ID and WB stages take 1 clock cycle each. The EX stage takes 1 clock cycle each for the ADD, SUB and STORE operations, and 3 clock cycles each for MUL and DIV operations. Operand forwarding from the EX stage to the ID stage is used. The number of clock cycles required to complete the sequence of instructions is

A. 10	B. 12	C. 14	D. 16

gate2006-it co-and-architecture pipelining

```
1.19.14 Pipelining: GATE2007-37, ISRO2009-37
```

Consider a pipelined processor with the following four stages:

- IF: Instruction Fetch
- ID: Instruction Decode and Operand Fetch
- EX: Execute
- WB: Write Back

The IF, ID and WB stages take one clock cycle each to complete the operation. The number of clock cycles for the EX stage depends on the instruction. The ADD and SUB instructions need 1 clock cycle and the MUL instruction needs 3 clock cycles in the EX stage. Operand forwarding is used in the pipelined processor. What is the number of clock cycles taken to complete the following sequence of instructions?

			ADD	R2, R1, R0	$ ext{R2} \leftarrow ext{R1}{+} ext{R0}$
			\mathbf{MUL}	m R4, R3, R2	$\text{R4} \leftarrow \text{R3*R2}$
			\mathbf{SUB}	R6, R5, R4	$ m R6 \leftarrow m R5{-} m R4$
A. 7		B. 8		C. 10	D. 14
nate2007	co-and-architecture	ninelining normal	isro2009		

1.19.15 Pipelining: GATE2007-IT-6, ISRO2011-25

A processor takes 12 cycles to complete an instruction I. The corresponding pipelined processor uses 6 stages with the execution times of 3, 2, 5, 4, 6 and 2 cycles respectively. What is the asymptotic speedup assuming that a very large number of instructions are to be executed?

미시에



1.19.19 Pipelining: GATE2008-IT-40 Integrity and an analysis and a constraint of the pipelined single cycle processor operating at 100 MHz is converted into a synchronous pipelined processor with five stages requiring 2.5 nsec, 1.5 nsec, 2 nsec, 1.5 nsec and 2.5 nsec, respectively. The delay of the latches is 0.5 nsec. The speedup of the pipeline processor for a large number of instructions is:

A. 4.5 B. 4.0 C. 3.33 D. 3.0

gate2008-it co-and-architecture pipelining normal

42

1.19.20 Pipelining: GATE2009-28

Consider a 4 stage pipeline processor. The number of cycles needed by the four instructions I1, I2, I3, I4 in stages S1, S2, S3, S4 is shown below:

	S_1	S_2	S_3	S_4
I1	2	1	1	1
I2	1	3	2	2
I3	2	1	1	3
I4	1	2	2	2

What is the number of cycles needed to execute the following loop?

For (i = 1 to 2) {I1; I2; I3; I4;}

A. 10	B. 23	C. 28	D. 30
1 4 0 04			

1.19.21 Pipelining: GATE2010-33

A 5-stage pipelined processor has Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Write Operand (WO) stages. The IF, ID, OF and WO stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD and SUB instructions, 3 clock cycles for MUL instruction and 6 clock cycles for DIV instruction respectively. Operand forwarding is used in the pipeline. What is the number of clock cycles needed to execute the following sequence of instructions?

Instruction	Meaning of instruction	
t_0 : MUL R_2, R_0, R_1	$R_2 \gets R_0 \ast R_1$	
t_1 : DIV R_5, R_3, R_4	${ m R}_5 \leftarrow { m R}_3$ /	R
t_2 : ADD R_2, R_5, R_2	$\mathrm{R}_2 \gets \mathrm{R}_5 + \mathrm{R}_2$	
$t_3:\mathrm{SUB}\mathrm{R}_5,\mathrm{R}_2,\mathrm{R}_6$	$\mathrm{R}_5 \gets \mathrm{R}_2 - \mathrm{R}_6$	
		-
C. 17	D. 19	

gate2010 co-and-architecture pipelining normal

B. 15

A. 13

1.19.22 Pipelining: GATE2011-41

Consider an instruction pipeline with four stages (S1, S2, S3 and S4) each with combinational circuit only. The pipeline registers are required between each stage and at the end of the last stage. Delays for the stages and for the pipeline registers are as given in the figure.



What is the approximate speed up of the pipeline in steady state under ideal conditions when compared to the corresponding non-pipeline implementation?

A. 4.0	B. 2.5	C. 1.1	D. 3.0
--------	--------	--------	--------

gate2011 co-and-architecture pipelining normal

1.19.23 Pipelining: GATE2012-20, ISRO2016-23

Register renaming is done in pipelined processors:

- A. as an alternative to register allocation at compile time
- B. for efficient access to function parameters and local variables
- C. to handle certain kinds of hazards
- D. as part of address translation

gate2012 co-and-architecture pipelining easy isro2016





1 CO and Architecture (192)

同辩

1.19.24 Pipelining: GATE2013-45

Consider an instruction pipeline with five stages without any branch prediction:

Fetch Instruction (FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) and Write Operand (WO). The stage delays for FI, DI, FO, EI and WO are 5 ns, 7 ns, 10 ns, 8 ns and 6 ns, respectively. There are intermediate storage buffers after each stage and the delay of each buffer is 1 ns. A program consisting of 12 instructions I1, I2, I3, ..., I12 is executed in this pipelined processor. Instruction I4 is the only branch instruction and its branch target is **I9.** If the branch is taken during the execution of this program, the time (in ns) needed to complete the program is

A.	132	B.	165
C.	176	D.	328

gate2013 normal co-and-architecture pipelining

1.19.25 Pipelining: GATE2014-1-43

Consider a 6-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is executing on this 6-stage pipeline, the speedup achieved with respect to non-pipelined execution if 25% of the instructions incur 2 pipeline stall cycles is

gate2014-1 co-and-architecture pipelining numerical-answers normal

1.19.26 Pipelining: GATE2014-3-43

An instruction pipeline has five stages, namely, instruction fetch (IF), instruction decode and register fetch (ID/RF), instruction execution (EX), memory access (MEM), and register writeback (WB) with stage latencies 1 ns, 2.2 ns, 2 ns, 1 ns, and 0.75 ns, respectively (ns stands for nanoseconds). To gain in terms of frequency, the designers have decided to split the ID/RF stage into three stages (ID, RF1, RF2) each of latency 2.2/3 ns. Also, the EX stage is split into two stages (EX1, EX2) each of latency 1 ns. The new design has a total of eight pipeline stages. A program has 20% branch instructions which execute in the EX stage and produce the next instruction pointer at the end of the EX stage in the old design and at the end of the EX2 stage in the new design. The IF stage stalls after fetching a branch instruction until the next instruction pointer is computed. All instructions other than the branch instruction have an average CPI of one in both the designs. The execution times of this program on the old and the new design are P and Q nanoseconds, respectively. The value of P/Q is

gate2014-3 co-and-architecture pipelining numerical-answers

1.19.27 Pipelining: GATE2014-3-9

Consider the following processors (ns stands for nanoseconds). Assume that the pipeline registers have zero latency.

- P1: Four-stage pipeline with stage latencies 1 ns, 2 ns, 2 ns, 1 ns.
- P2: Four-stage pipeline with stage latencies 1 ns, 1.5 ns, 1.5 ns, 1.5 ns.
- P3: Five-stage pipeline with stage latencies 0.5 ns, 1 ns, 1 ns, 0.6 ns, 1 ns.
- P4: Five-stage pipeline with stage latencies 0.5 ns, 0.5 ns, 1 ns, 1 ns, 1.1 ns.

Which processor has the highest peak clock frequency?

A. P1 B. P2 C. P3 D	P4
---------------------	----

gate2014-3 co-and-architecture pipelining

1.19.28 Pipelining: GATE2015-1-38

Consider a non-pipelined processor with a clock rate of 2.5 GHz and average cycles per instruction of four. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to 2 GHz. Assume that there are no stalls in the pipeline. The speedup achieved in this pipelined processor is

gate2015-1 co-and-architecture pipelining normal

1.19.29 Pipelining: GATE2015-2-44

Consider the sequence of machine instruction given below:



回就回



Speed up= pipeline depth / (1+#stalls per cycle)



回絵回



https://gateoverflow.in/8288

overflow.in/2077

MUL	R5, R0, R1
DIV	R6, R2, R3
ADD	R7, R5, R6
SUB	R8, R7, R4

In the above sequence, R0 to R8 are general purpose registers. In the instructions shown, the first register shows the result of the operation performed on the second and the third registers. This sequence of instructions is to be executed in a pipelined instruction processor with the following 4 stages: (1) Instruction Fetch and Decode (*IF*), (2) Operand Fetch (*OF*), (3) Perform Operation (*PO*) and (4) Write back the result (*WB*). The *IF*, *OF* and *WB* stages take 1 clock cycle each for any instruction. The *PO* stage takes 1 clock cycle for ADD and SUB instruction, 3 clock cycles for MUL instruction and 5 clock cycles for DIV instruction. The pipelined processor uses operand forwarding from the PO stage to the OF stage. The number of clock cycles taken for the execution of the above sequence of instruction is

gate2015-2 co-and-architecture pipelining normal numerical-answers

1.19.30 Pipelining: GATE2015-3-51

Consider the following reservation table for a pipeline having three stages S_1, S_2 and S_3 .

$\mathbf{Time} \rightarrow$					
	1	2	3	4	5
S_1	X				X
S_2		X		X	
S_3			X		

31. In first case Clock cycle time =Max Stage Delay=800; In second case Clock cycle time =Max Stage Delay=600

https://gateoverflow.in/118719

The minimum average latency (MAL) is _____

gate2015-3 co-and-architecture pipelining difficult numerical-answers

1.19.31 Pipelining: GATE2016-1-32

The stage delays in a 4-stage pipeline are 800, 500, 400 and 300 picoseconds. The first stage (with delay 800 picoseconds) is replaced with a functionality equivalent design involving two stages with respective delays 600 and 350 picoseconds. The throughput increase of the pipeline is ______ percent.

gate2016-1 co-and-architecture pipelining normal numerical-answers

1.19.32 Pipelining: GATE2016-2-33

Consider a 3 GHz (gigahertz) processor with a three stage pipeline and stage

latencies
$$au_1, au_2$$
 and au_3 such that $au_1 = \frac{3 au_2}{4} = 2 au_3$.

If the longest pipeline stage is split into two pipeline stages of equal latency, the new frequency is GHz, ignoring delays in the pipeline registers.

gate2016-2 co-and-architecture pipelining normal numerical-answers

1.19.33 Pipelining: GATE2017-1-50

Instruction execution in a processor is divided into 5 stages, *Instruction Fetch* (IF), *Instruction Decode* (ID), *Operand fetch* (OF), *Execute* (EX), and *Write Back* (WB). These stages take **5**, **4**, **20**, **10** and **3 nanoseconds (ns)** respectively. A pipelined implementation of the processor requires buffering between each pair of consecutive stages with a delay of **2 ns**. Two pipelined implementation of the processor are contemplated:

- i. a naive pipeline implementation (NP) with 5 stages and
- ii. an efficient pipeline (EP) where the OF stage is divided into stages OF1 and OF2 with execution times of 12 ns and 8 ns respectively.

The speedup (correct to two decimal places) achieved by EP over NP in executing 20 independent instructions with no hazards



l∎÷8∎



46

is _____

https://gateoverflow.in/204125

gate2017-1 co-and-architecture pipelining normal numerical-answers

1.19.34 Pipelining: GATE2018-50

The instruction pipeline of a RISC processor has the following stages: Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Writeback (WB), The IF, ID, OF and WB stages take 1 clock cycle each for every instruction. Consider a sequence of 100 instructions. In the PO stage, 40 instructions take 3 clock cycles each, 35 instructions take 2 clock cycles each, and the remaining 25 instructions take 1 clock cycle each. Assume that there are no data hazards and no control hazards.

The number of clock cycles required for completion of execution of the sequence of instruction is _____.

gate2018 co-and-architecture pipelining numerical-answers

1.20 Runtime Environments (2)						
1.20.1 Runtime Environments: GATE2001-1.10, UGCNET-Dec2012-III-36 https://gateoverflow.in/703	30 D					
Suppose a processor does not have any stack pointer registers, which of the following statements is true?	6					
A. It cannot have subroutine call instructionB. It cannot have nested subroutines callC. Interrupts are not possibleD. All subroutine calls and interrupts are possible						
gate2001 co-and-architecture normal ugcnetdec2012iii runtime-environments						
1.20.2 Runtime Environments: GATE2008-37, ISRO2009-38 https://gateoverflow.in/448						
The use of multiple register windows with overlap causes a reduction in the number of memory accesses for:						
I. Function locals and parametersII. Register saves and restoresIII. Instruction fetches						
A. I only B. II only C. III only D. I, II and III						
gate2008 co-and-architecture normal isro2009 runtime-environments						
1.21 Speedup (2)						
1.21.1 Speedup: GATE2004-IT-50 https://gateoverflow.in/790						
In an enhancement of a design of a CPU, the speed of a floating point unit has been increased by 20% and the speed of a fixed point unit has been increased by 10% . What is the overall speedup achieved if the ratio of the number of floating point operations to the number of fixed point operations is $2:3$ and the floating point operation used to take twice the time taken by the fixed point operation in the original design?						
A. 1.155 B. 1.185 C. 1.255 D. 1.285						
gate2004-it normal co-and-architecture speedup						
1.21.2 Speedup: GATE2014-1-55 https://gateoverflow.in/1935	<u>8</u> 0					
Consider two processors P_1 and P_2 executing the same instruction set. Assume that under identical conditions, for the same input, a program running on P_2 takes 25% less time but incurs 20% more CPI (clock cycles per instruction) as compared to the program running on P_1 . If the clock frequency of P_1 is 1GHZ, then the clock frequency of P_2 (in GHz) is						
gate2014-1 co-and-architecture numerical-answers normal speedup						
1.22 Stall Cycle Per Instrution (1)						

1.22.1 Stall Cycle Per Instrution: Gateoverflow Computer architecture 2 exam question

Suppose there are 500 memory references in which 50 misses in the 1st level cache and 20 misses in the 2nd level cache . Let the miss penalty from L2 cache to memory is 100 cycles . Hit time in L2 cache is 20 cycles and hit time in L1 cache is 10 cycles . If there are 2.5 memory reference/instruction , average number of stall cycles per instruction will be

Virtual Memory (3)

Ans is : 15

Can any explain how to solve this type of question, Thanks in advance.

gateoverflow co-and-architecture stall-cycle-per-instrution

1.23

1.23.1 Virtual Memory: GATE1991-03,iii

03. Choose the correct alternatives (more than one may be correct) and write the corresponding letters only:

(iii) The total size of address space in a virtual memory system is limited by:

normal

- A. the length of MAR
- C. the available main memory
- E. none of the above
- gate1991 co-and-architecture virtual-memory normal

1.23.2 Virtual Memory: GATE2004-47

Consider a system with a two-level paging scheme in which a regular memory access takes 150 *nanoseconds*, and servicing a page fault takes 8 *milliseconds*. An average instruction takes 100 nanoseconds of CPU time, and two memory accesses. The TLB hit ratio is 90%, and the page fault rate is one in every 10,000 instructions. What is the effective average instruction execution time?

A. 645 nanoseconds

C. 1215 nanoseconds

gate2004 co-and-architecture virtual-memory

B. 1050 nanoseconds

D. all of the above

B. the available secondary storage

D. 1230 nanoseconds

1.23.3 Virtual Memory: GATE2008-38

In an instruction execution pipeline, the earliest that the data TLB (Translation Lookaside Buffer) can be accessed is:

- A. before effective address calculation has started
- B. during effective address calculation
- C. after effective address calculation has completed
- D. after data cache lookup has completed

gate2008 co-and-architecture virtual-memory normal



https://gateoverflow.in/286401





